| 数据搜索系统,热门电子元器件搜索 |
|
TCS3530 数据表(PDF) 45 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
TCS3530 数据表(HTML) 45 Page - OSRAM GmbH |
|
45 / 106 page ![]() Page 44 Datasheet, Public Document Feedback [v3-00] 2023-Jun-23 TCS3530 − Register O ver view CFG2 Register Figure 52: CFG2 Note(s): 1. Return to the Register Map (0xA3). CFG3 Register Figure 53: CFG3 Note(s): 1. Return to the Register Map (0xA4). Addr: 0xA3 CFG2 Bit Field Reset Type Bit Description 7:3 Reserved 0 2:0 FIFO_THR[2:0] 1 R/W FIFO Threshold LSB. Please see FIFO_THR for information. Addr: 0xA4 CFG3 Bit Field Reset Type Bit Description 7:6 Reserved 0 5:4 INT_PINMAP 0 R/W Interrupt Pin Mapping. Defines internal signal which is routed to the external INT pin. 00b: Default, INTERRUPT 01b: Reserved, do not use 10b: Reserved, do not use 11b: Reserved, do not use 3:2 Reserved 0 1:0 VSYNC_GPIO_ PINMAP 0R/W Vsync/GPIO Pin Mapping. Defines internal signal which is routed to the external VSYNC/GPIO pin. 00b: Default, VSYNC_GPIO_OUT 01b: Reserved, do not use 10b: Reserved, do not use 11b: Reserved, do not use |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |