数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

4LS 数据表(PDF) 27 Page - OSRAM GmbH

部件名 4LS
功能描述  4LS15K, 4LS10K and 4LS5K Line Scan Sensors
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  OSRAM [OSRAM GmbH]
网页  http://www.osram.com
标志 OSRAM - OSRAM GmbH

4LS 数据表(HTML) 27 Page - OSRAM GmbH

Back Button 4LS Datasheet HTML 23Page - OSRAM GmbH 4LS Datasheet HTML 24Page - OSRAM GmbH 4LS Datasheet HTML 25Page - OSRAM GmbH 4LS Datasheet HTML 26Page - OSRAM GmbH 4LS Datasheet HTML 27Page - OSRAM GmbH 4LS Datasheet HTML 28Page - OSRAM GmbH 4LS Datasheet HTML 29Page - OSRAM GmbH 4LS Datasheet HTML 30Page - OSRAM GmbH 4LS Datasheet HTML 31Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 115 page
background image
Document Feedback
4LS
Functional Description
Datasheet
• PUBLIC
DS000542
• v3-01 • 2022-Nov-17
114
│ 26
Figure 33:
Power-On Sequence
Startup Sequence detailed description:
Until N_RST_SPI remains the same as above.
Release N_RST_SPI.
Enable all segments (using FPGA register to control N_CS of each 2K5 segment).
Write all registers, having in consideration the following:
STS2 Register to choose output mode: 0x00 for 12-bit or 0x08 for 8-bit.
STS1 = 0x09
– Perform serializer phase sync with each Start_Readout.
Choose appropriate CLK phase for PLL clock compensation (STS5 Reg
– Bits[5:4]). The
chosen value will depend on the user system.
Sending remaining registers.
STS1 = 0x09
– Update of all registers.
Release N_RST_PLL.
Release N_RST_LOGIC.
Training Sequence tracking to perform the alignment.
Turn on the timing to start having Data (Training mode or Pixel Data).
After 1 ms (to guarantee that there is at least one complete LVAL signal) STS1 is set to 0x19 to
disable the internal serializer sync (i.e. External Sync with no actual pulse
– grounded).
7.3
Conversion Cycle
The A/D conversion starts by sending a pulse on the Start_AD signal. The use of a signal to start the
A/D conversion gives the possibility to perform different integration times on the different lines and
align the middle of each lines exposure time by starting and ending each lines exposure time
individually. However, the start of A/D conversion must always be sent after the falling edge of all
Sample signals, since it will be applied to the same ADC on the Sensor. The 12-bit resolution ADC
VDDA
Digital Inputs
MCLK
N_RST_PLL
>1
μs
>1
μs
VDDXX (remaining powers)
N_RST_LOGIC
>10
μs
N_RST_SPI
5 MCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com