MPC860DP datasheet(5/80 Pages) FREESCALE

5 / 80 page

MPC860 Family Hardware Specifications, Rev. 7

Freescale Semiconductor

Maximum Tolerated Ratings

— Multiple-master environment support

•

Time-slot assigner (TSA)

— Allows SCCs and SMCs to run in multiplexed and/or non-multiplexed operation

— Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user defined

— 1- or 8-bit resolution

— Allows independent transmit and receive routing, frame synchronization, and clocking

— Allows dynamic changes

— Can be internally connected to six serial channels (four SCCs and two SMCs)

•

Parallel interface port (PIP)

— Centronics interface support

— Supports fast connection between compatible ports on the MPC860 or the MC68360

•

PCMCIA interface

— Master (socket) interface, release 2.1 compliant

— Supports two independent PCMCIA sockets

— Supports eight memory or I/O windows

•

Low power support

— Full on—all units fully powered

— Doze—core functional units disabled except time base decrementer, PLL, memory controller, RTC, and

CPM in low-power standby

— Sleep—all units disabled except RTC and PIT, PLL active for fast wake up

— Deep sleep—all units disabled including PLL except RTC and PIT

— Power down mode—all units powered down except PLL, RTC, PIT, time base, and decrementer

•

Debug interface

— Eight comparators: four operate on instruction address, two operate on data address, and two operate on

data

— Supports conditions: =

≠ < >

— Each watchpoint can generate a break-point internally.

•

3.3-V operation with 5-V TTL compatibility except EXTAL and EXTCLK

•

357-pin ball grid array (BGA) package

Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC860. Table 2 provides the

maximum ratings.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it

is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages

to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic

voltage level (for example, either GND or Vdd).

MPC860DP 数据表(PDF) 5 Page - Freescale Semiconductor, Inc

MPC860DP 数据表(HTML) 5 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载