MPC860DP datasheet(77/80 Pages) FREESCALE

77 / 80 page

MPC860 Family Hardware Specifications, Rev. 7

Freescale Semiconductor

Document Revision History

15 Document Revision History

Table 35 lists significant changes between revisions of this hardware specification.

Table 35. Document Revision History

Revision

Date

Changes

5.1

11/2001

• Revised template format, removed references to MAC functionality, changed Table 7

B23 max value @ 66 MHz from 2ns to 8ns, added this revision history table

10/2002

• Added the MPC855T. Corrected Figure 25 on page 36.

6.1

11/2002

• Corrected UTOPIA RXenb* and TXenb* timing values

• Changed incorrect usage of Vcc to Vdd

• Corrected dual port RAM to 8 Kbytes

6.2

8/2003

• Changed B28a through B28d and B29d to show that TRLX can be 0 or 1

• Changed reference documentation to reflect the Rev 2 MPC860 PowerQUICC Family

Users Manual

• Nontechnical reformatting

6.3

9/2003

• •Added Section 11.2 on the Port C interrupt pins

• •Nontechnical reformatting

7.0

9/2004

• Added a tablefootnote to Table 6 DC Electrical Specifications about meeting the VIL

Max of the I2C Standard

• Replaced the thermal characteristics in Table 4 by the ZQ package

• Add the new parts to the Ordering and Availablity Chart in Table 34

• Added the mechanical spec of the ZQ package in Figure 77

• Removed all of the old revisions from Table 5

MPC860DP 数据表(PDF) 77 Page - Freescale Semiconductor, Inc

MPC860DP 数据表(HTML) 77 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载