MPC860DP datasheet(67/80 Pages) FREESCALE

67 / 80 page

MPC860 Family Hardware Specifications, Rev. 7

Freescale Semiconductor

UTOPIA AC Electrical Specifications

12 UTOPIA AC Electrical Specifications

Table 28 shows the AC electrical specifications for the UTOPIA interface.

Figure 69 shows signal timings during UTOPIA receive operations.

Figure 69. UTOPIA Receive Timing

Figure 70 shows signal timings during UTOPIA transmit operations.

Table 28. UTOPIA AC Electrical Specifications

Num

Signal Characteristic

Direction

Min

Max

Unit

UtpClk rise/fall time (Internal clock option)

Output

—

3.5

Duty cycle

Frequency

—

MHz

U1a

UtpClk rise/fall time (external clock option)

Input

—

3.5

Duty cycle

Frequency

—

MHz

RxEnb and TxEnb active delay

Output

UTPB, SOC, Rxclav and Txclav setup time

Input

—

UTPB, SOC, Rxclav and Txclav hold time

Input

—

UTPB, SOC active delay (and PHREQ and PHSEL active delay

in MPHY mode)

Output

UtpClk

UTPB

RxEnb

SOC

RxClav

PHREQn

HighZ at MPHY

MPC860DP 数据表(PDF) 67 Page - Freescale Semiconductor, Inc

MPC860DP 数据表(HTML) 67 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载

链接网址

MPC860DP 数据表(PDF) 67 Page - Freescale Semiconductor, Inc

MPC860DP 数据表(HTML) 67 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表 下载

链接网址

数据表下载