数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SC2000 数据表(PDF) 13 Page - NXP Semiconductors

部件名 SC2000
功能描述  Universal Timeslot Interchange
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

SC2000 数据表(HTML) 13 Page - NXP Semiconductors

Back Button SC2000 Datasheet HTML 9Page - NXP Semiconductors SC2000 Datasheet HTML 10Page - NXP Semiconductors SC2000 Datasheet HTML 11Page - NXP Semiconductors SC2000 Datasheet HTML 12Page - NXP Semiconductors SC2000 Datasheet HTML 13Page - NXP Semiconductors SC2000 Datasheet HTML 14Page - NXP Semiconductors SC2000 Datasheet HTML 15Page - NXP Semiconductors SC2000 Datasheet HTML 16Page - NXP Semiconductors SC2000 Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 44 page
background image
2000 Sep 07
13
Philips Semiconductors
Preliminary specification
Universal Timeslot Interchange
SC2000
Time Slot Select (DR_6 .. DR_0): This
7-bit field specifies a time slot number
between 0 and 127. DR_6 is the MSB of
this field.
Port Select (DR_11 .. DR_8): When
SCbus mode is selected (C_4 = 0) this
4-bit field specifies an SCbus data
stream number between 0 and 15.
DR_11 is the MSB of this field.
When a PEB Mode with switching is
selected (C_6, C_4 = 11) this 4- bit field
specifies a PEB data stream. See table for
details.
Destination Routing Memory LSB
Bit
Function
0
1
2
3
4
5
6
DR_0: Time slot Select 0
DR_1: Time slot Select 1
DR_2: Time slot Select 2
DR_3: Time slot Select 3
DR_4: Time slot Select 4
DR_5: Time slot Select 5
DR_6: Time slot Select 6
7
DR_7: Reserved
Note:
Bit 0 is the LSB of the Low Byte
Data Register.
Destination Routing Memory MSB
Bit
Function
0
1
2
3
DR_8: Port Select 0
DR_9: Port Select 1
DR_10: Port Select 2
DR_11: Port Select 3
4
DR_12: Reserved
5
DR_13: Reserved
6
DR_14: Parallel Access Enable
7
DR_15: Switch Output Enable
Note:
Bit 0 is the LSB of the High Byte
Data Register.
Parallel Access Enable (DR_14): When
this bit is cleared to 0, the SC2000 uses
the local SI bus as the source of data
for the expansion bus. When this bit is
set to 1 the SC2000 uses the contents of
the corresponding Destination Parallel
Access Register as the source of expan-
sion bus data.
Switch Output Enable (DR_15): When
this bit is cleared to 0, the SC2000 ex-
pansion bus drivers are forced to the
high impedance state during the speci-
fied time slot period. When this bit is set
to 1 the SC2000 expansion bus drivers
drive the bus during the specified time
slot period.
Source Routing Memory (A0H - BFH):
The Source Routing Memory maps time
slots from the expansion bus onto time
slots on the local SO bus. Each location
in the Source Routing Memory
corresponds to a time slot on the
local SO bus.
Destination Port Select (PEB Mode)
DR_11..DR_8
PEB Destination
0H
L_SERT/L_TSX*
1H
SERR
2H
R_SERT/R_TSX*
3H
SERT
4H
.
.
FH
Reserved
.
.
Reserved
Source Routing Memory
IAR
Source Mapping
A0H
Channel 0
A1H
Channel 1
A2H
Channel 2
.
.
.
.
BFH
Channel 31
Note:
IAR = Internal Address register contents.
Channel N is equivalent to time slot N
on the local S0 bus.
The contents of all Source Routing
Memory Location are cleared on
RESET.
When writing data into the Source
Routing Memory the Low Byte Data
Register contains a 7-bit binary field
holding a time slot number, and the
High Data Byte Register contains a 4-bit
binary field holding a Port (stream)
number. Together these two fields
uniquely identify a time slot on the
expansion bus which will be used as a
source of data for a time slot on the local
SO bus.
Time slot Select (SR_6 .. SR_0): This
7-bit field specifies a time slot number
between 0 and 127. SR_6 is the MSB of
this field.
Port Select (SR_11 .. SR_8): When
SCbus Mode is selected (C_4 = 0),
this 4-bit field specifies an SCbus data
stream number between 0 and 15.
SR_11 is the MSB of this field.
When a PEB Mode with switching is
selected (C_6, C_4 = 11) this 4-bit field
specifies a PEB data stream as follows:
Source Routing Memory LSB
Bit
Function
0
1
2
3
4
5
6
SR_0: Time Slot Select 0
SR_1: Time Slot Select 1
SR_2: Time Slot Select 2
SR_3: Time Slot Select 3
SR_4: Time Slot Select 4
SR_5: Time Slot Select 5
SR_6: Time Slot Select 6
7
SR_7: Reserved
Note:
Bit 0 is the LSB of the Low Byte
Data Register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com