| 数据搜索系统,热门电子元器件搜索 |
|
SC2000 数据表(PDF) 34 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SC2000 数据表(HTML) 34 Page - NXP Semiconductors |
|
34 / 44 page ![]() 2000 Sep 07 34 Philips Semiconductors Preliminary specification Universal Timeslot Interchange SC2000 Figure 12. CLK_IN, SYNC_IN — SCbus Mode (CLK_IN Divider = 1) Table 12. CLK_IN, SYNC_IN — SCbus Mode (CLK_IN Divider = 1) Symbol Parameter Min Typ Max Unit t1 CLK_IN period 488 ns t2 CLK_IN high time 244 ns t3 CLK_IN low time 244 ns t4 SYNC_IN low setup to CLK_IN ↓ (PEB conventional) 10 ns t5 SYNC_IN low hold from CLK_IN ↓ (PEB conventional) 10 ns t6 SYNC_IN high setup to CLK_IN ↓(PEB conventional) 10 ns t7 SYNC_IN high hold from CLK_IN ↓ (PEB conventional) 10 ns t8 SYNC_IN setup to CLK_IN ↓ (ST-BUS) 10 ns t9 SYNC_IN hold from CLK_IN ↓ (ST-BUS) 10 ns t10a SCLK ↑ delay from CLK_IN ↑ (PEB conventional) 25 ns t10b SCLK ↑ delay from CLK_IN ↓ (ST-BUS) 25 ns t11a SCLK ↓ delay from CLK_IN ↓ (PEB conventional) 25 ns t11b SCLK ↓ delay from CLK_IN ↑ (ST-BUS) 25 ns t12 FSYNC* ↓ delay from SCLK ↓ 30 ns t13 FSYNC* ↑ delay from SCLK ↓ 30 ns Note: 1. Timing measured with 200 pF load on all SCbus outputs. t1 t2 t3 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10a t10b t11a t11b t12 t13 CLK_IN (Conventional) SYNC_IN (Conventional) CLK_IN (ST-BUS) SYNC_IN (ST-BUS) SCLKX2* SCLK FSYNC* |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |