数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SC2000 数据表(PDF) 27 Page - NXP Semiconductors

部件名 SC2000
功能描述  Universal Timeslot Interchange
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

SC2000 数据表(HTML) 27 Page - NXP Semiconductors

Back Button SC2000 Datasheet HTML 23Page - NXP Semiconductors SC2000 Datasheet HTML 24Page - NXP Semiconductors SC2000 Datasheet HTML 25Page - NXP Semiconductors SC2000 Datasheet HTML 26Page - NXP Semiconductors SC2000 Datasheet HTML 27Page - NXP Semiconductors SC2000 Datasheet HTML 28Page - NXP Semiconductors SC2000 Datasheet HTML 29Page - NXP Semiconductors SC2000 Datasheet HTML 30Page - NXP Semiconductors SC2000 Datasheet HTML 31Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 44 page
background image
2000 Sep 07
27
Philips Semiconductors
Preliminary specification
Universal Timeslot Interchange
SC2000
Table 7. Local Bus Interface Timing — PEB Network Module Without Swithing
Symbol
Parameter
Min
Typ
Max
Unit
t1a
L_CLKT, CLKR high time (1.544 Mbps)
323
ns
t1b
L_CLKT, CLKR high time (2.048 Mbps)
244
ns
t2a
L_CLKT, CLKR low time (1.544 Mbps)
323
ns
t2b
L_CLKT, CLKR low time (2.048 Mbps)
244
ns
t3a
L_CLKT, CLKR period (1.544 Mbps)
647
ns
t3b
L_CLKT, CLKR period (2.048 Mbps)
488
ns
t4
SO_CLK
↑ delay from L_CLKT ↑
35
ns
t5
SO_CLK
↓ delay from L_CLKT ↓
35
ns
t6
SO_FS
↑ delay from L_FSYNCT↑
35
ns
t7
SO_FS
↓ delay from L_FSYNCT↓
35
ns
t8
SO_MS
↑ delay from L_MSYNCT↑
35
ns
t9
SO_MS
↓ delay from L_MSYNCT↓
35
ns
t10
SO delay from SERT, L_SERT
35
ns
t11
SO delay from L_TSX*
35
ns
t12
SI_CLK
↑ delay from LCLKR↑
35
ns
t13
SI_CLK
↓ delay from L_CLKR↓
35
ns
t14
FSYNCR setup to CLKR
5
ns
t15
FSYNCR hold from CLKR
15
ns
t16
SI_FS
↑ delay from FSYNCR ↑
35
ns
t17
SI_FS
↓ delay from FSYNCR ↓
35
ns
t18
SI_MS
↑ delay from MSYNCR↑
35
ns
t19
SI_MS
↓ delay from MSYNCR ↓
35
ns
t20
SERR enable delay from CLKR
70
ns
t21
SERR delay from SI
60
ns
t22
SERR disable delay from CLKR
70
ns
Note:
1. Timing measured with 100 pF load on all Local Bus outputs, 200 pF 220/330
Ω termination on all PEB outputs. Open collector low to high transitions
include 43 ns delay from hi-Z to 2.4 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com