数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDCE925PW 数据表(PDF) 23 Page - Texas Instruments

部件名 CDCE925PW
功能描述  CDCE(L)925: Flexible Low Power LVCMOS Clock Generator With SSC Support for EMI Reduction
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

CDCE925PW 数据表(HTML) 23 Page - Texas Instruments

Back Button CDCE925PW Datasheet HTML 19Page - Texas Instruments CDCE925PW Datasheet HTML 20Page - Texas Instruments CDCE925PW Datasheet HTML 21Page - Texas Instruments CDCE925PW Datasheet HTML 22Page - Texas Instruments CDCE925PW Datasheet HTML 23Page - Texas Instruments CDCE925PW Datasheet HTML 24Page - Texas Instruments CDCE925PW Datasheet HTML 25Page - Texas Instruments CDCE925PW Datasheet HTML 26Page - Texas Instruments CDCE925PW Datasheet HTML 27Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 40 page
background image
23
CDCE925, CDCEL925
www.ti.com
SCAS847I – JULY 2007 – REVISED OCTOBER 2016
Product Folder Links: CDCE925 CDCEL925
Submit Documentation Feedback
Copyright © 2007–2016, Texas Instruments Incorporated
Table 11. PLL2 Configuration Register (continued)
OFFSET(1)
BIT(2)
ACRONYM
DEFAULT(3)
DESCRIPTION
(5)
PLL settings limits: 16
≤ q ≤ 63, 0 ≤ p ≤ 7, 0 ≤ r ≤ 511, 0 < N < 4096
25h
7
Y4Y5_7
0b
Y4Y5_x output state selection(4)
6
Y4Y5_6
0b
0 – state0 (predefined by Y4Y5_ST0)
1 – state1 (predefined by Y4Y5_ST1)
5
Y4Y5_5
0b
4
Y4Y5_4
0b
3
Y4Y5_3
0b
2
Y4Y5_2
0b
1
Y4Y5_1
1b
0
Y4Y5_0
0b
26h
7
SSC2DC
0b
PLL2 SSC down/center selection:
0 – Down
1 – Center
6:0
Pdiv4
01h
7-Bit Y4-output-divider Pdiv4:
0 – Reset and in standby
1 to 127 – Divider value
27h
7
0b
Reserved – do not write others than 0
6:0
Pdiv5
01h
7-bit Y5-output-divider Pdiv5:
0 – Reset and in standby
1 to 127 – Divider value
28h
7:0
PLL2_0N [11:4
004h
PLL2_0(5): 30-Bit Multiplier/Divider value for frequency fVCO2_0
(for more information, see PLL Multiplier/Divider Definition).
29h
7:4
PLL2_0N [3:0]
3:0
PLL2_0R [8:5]
000h
2Ah
7:3
PLL2_0R[4:0]
2:0
PLL2_0Q [5:3]
10h
2Bh
7:5
PLL2_0Q [2:0]
4:2
PLL2_0P [2:0]
010b
1:0
VCO2_0_RANGE
00b
fVCO2_0 range selection:
00 – fVCO2_0 < 125 MHz
01 – 125 MHz
≤ fVCO2_0 < 150 MHz
10 – 150 MHz
≤ fVCO2_0 < 175 MHz
11 – fVCO2_0 ≥ 175 MHz
2Ch
7:0
PLL2_1N [11:4]
004h
PLL2_1(5): 30-bit multiplier/divider value for frequency fVCO2_1
(for more information, see PLL Multiplier/Divider Definition).
2Dh
7:4
PLL2_1N [3:0]
3:0
PLL2_1R [8:5]
000h
2Eh
7:3
PLL2_1R[4:0]
2:0
PLL2_1Q [5:3]
10h
2Fh
7:5
PLL2_1Q [2:0]
4:2
PLL2_1P [2:0]
010b
1:0
VCO2_1_RANGE
00b
fVCO2_1 range selection:
00 – fVCO2_1 < 125 MHz
01 – 125 MHz
≤ fVCO2_1 < 150 MHz
10 – 150 MHz
≤ fVCO2_1 < 175 MHz
11 – fVCO2_1 ≥ 175 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com