数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDCE925PW 数据表(PDF) 14 Page - Texas Instruments

部件名 CDCE925PW
功能描述  CDCE(L)925: Flexible Low Power LVCMOS Clock Generator With SSC Support for EMI Reduction
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

CDCE925PW 数据表(HTML) 14 Page - Texas Instruments

Back Button CDCE925PW Datasheet HTML 10Page - Texas Instruments CDCE925PW Datasheet HTML 11Page - Texas Instruments CDCE925PW Datasheet HTML 12Page - Texas Instruments CDCE925PW Datasheet HTML 13Page - Texas Instruments CDCE925PW Datasheet HTML 14Page - Texas Instruments CDCE925PW Datasheet HTML 15Page - Texas Instruments CDCE925PW Datasheet HTML 16Page - Texas Instruments CDCE925PW Datasheet HTML 17Page - Texas Instruments CDCE925PW Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 40 page
background image
14
CDCE925, CDCEL925
SCAS847I – JULY 2007 – REVISED OCTOBER 2016
www.ti.com
Product Folder Links: CDCE925 CDCEL925
Submit Documentation Feedback
Copyright © 2007–2016, Texas Instruments Incorporated
Table 2. PLL Setting (Can Be Selected for Each PLL Individual)() (continued)
SSC SELECTION (CENTER/DOWN)
SSCx [3-Bits]
CENTER
DOWN
(2)
Frequency0 and Frequency1 can be any frequency within the specified fVCO range.
(3)
State0/1 selection is valid for both outputs of the corresponding PLL module and can be power down,
high-impedance state, low, or active
1
1
0
±1.5%
–1.5%
1
1
1
±2%
–2%
FREQUENCY SELECTION(2)
FSx
FUNCTION
0
Frequency0
1
Frequency1
OUTPUT SELECTION(3) (Y2 ... Y5)
YxYx
FUNCTION
0
State0
1
State1
(1)
State0 and State1 are user definable in the generic configuration
register and can be power down, high-impedance state, low, or
active.
Table 3. Y1 Setting(1)
Y1 SELECTION
Y1
FUNCTION
0
State 0
1
State 1
SDA/S1 and SCL/S2 pins of the CDCEx925 are dual-function pins. In the default configuration, they are
predefined as the SDA/SCL serial programming interface. They can be programmed to control pins (S1/S2) by
setting the relevant bits in the EEPROM. Note that the changes of the bits in the control register (bit [6] of byte
02h) have no effect until they are written into the EEPROM.
Once they are set as control pins, the serial programming interface is no longer available. However, if VDDOUT is
forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL).
S0 is not a multi-use pin; it is a control pin only.
9.3.2 Default Device Setting
The internal EEPROM of CDCEx925 is preconfigured as shown in Figure 7. The input frequency is passed
through the output as a default. This allows the device to operate in default mode without the extra production
step of programming it. The default setting appears after power is supplied or after a power-down/up sequence
until it is reprogrammed by the user to a different application configuration. A new register setting is programmed
through the serial SDA/SCL interface.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com