数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA382BWSTR 数据表(PDF) 66 Page - STMicroelectronics

部件名 STA382BWSTR
功能描述  Sound Terminal 2.1-channel high-efficiency digital audio system
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA382BWSTR 数据表(HTML) 66 Page - STMicroelectronics

Back Button STA382BWSTR Datasheet HTML 62Page - STMicroelectronics STA382BWSTR Datasheet HTML 63Page - STMicroelectronics STA382BWSTR Datasheet HTML 64Page - STMicroelectronics STA382BWSTR Datasheet HTML 65Page - STMicroelectronics STA382BWSTR Datasheet HTML 66Page - STMicroelectronics STA382BWSTR Datasheet HTML 67Page - STMicroelectronics STA382BWSTR Datasheet HTML 68Page - STMicroelectronics STA382BWSTR Datasheet HTML 69Page - STMicroelectronics STA382BWSTR Datasheet HTML 70Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 172 page
background image
Register description: New Map
STA382BWS
66/172
Doc ID 022784 Rev 1
6.17.3
PWM speed mode
6.17.4
Zero-crossing enable
The ZCE bit enables zero-crossing adjustment. When volume is adjusted on digital zero-
crossing, no clicks are audible
6.18
Configuration register F (addr 0x16)
6.18.1
Invalid input detect mute enable
Setting the IDE bit enables this function, which looks at the input I2S data and automatically
mutes if the signals are perceived as invalid.
6.18.2
Binary output mode clock loss detection
This bit detects loss of input MCLK in binary mode and will output 50% duty cycle.
Table 46.
PWM speed mode
Bit
R/W
RST
Name
Description
4R/W
0
PWMS
0: Normal speed (384 kHz) all channels
1: Odd speed (341.3 kHz) all channels. Not suitable for
binary BTL mode.
Table 47.
Zero-crossing enable
Bit
R/W
RST
Name
Description
6R/W
0
ZCE
‘1’: Volume adjustment only occurs at digital zero-crossing
‘0’: Volume adjustment occur immediately
D7
D6
D5
D4
D3
D2
D1
D0
EAPD
PWDN
ECLE
LDTE
BCLE
IDE
Reserved
Reserved
01
01
11
Table 48.
Invalid input detect mute enable
Bit
R/W
RST
Name
Description
2R/W
1
IDE
Setting of 1 enables the automatic invalid input
detect mute
Table 49.
Binary output mode clock loss detection
Bit
R/W
RST
Name
Description
3
R/W
1
BCLE
Binary output mode clock loss detection enable
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com