| 数据搜索系统,热门电子元器件搜索 |
|
D950-CORE 数据表(PDF) 7 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
D950-CORE 数据表(HTML) 7 Page - STMicroelectronics |
|
7 / 89 page ![]() 7/89 D950-Core Table 2.2 PROGRAM BUS (35 PINS) Table 2.3 BUS CONTROL (3 PINS) Table 2.4 GENERAL PURPOSE P-PORT (9 PINS) Table 2.5 CLOCK (4 PINS) Pin Name Type Description ID0-ID15 I/O Instruction data bus. Hi-Z during cycles with no I-bus exchange. IA0-IA15 O Instruction address bus. Hi-Z when in Hold. IRD O I-bus read strobe. Active low. Hi-Z when in Hold. IWR O I-bus write strobe. Active low. Hi-Z when in Hold. IBS O I-bus strobe. Active low. Hi-Z in Hold. Asserted low at the beginning of a valid I-bus cycle. Pin Name Type Description DTACK I Data transfer acknowledge. Active low. Sampled on CLKIN rising edge. Controls bus cycle extension by insertion of wait-states. HOLD I Hold bus request signal. Active low. Asserted by a peripheral (DMA controller) requiring bus mastership. Halts program execution and tri-states buses. HOLDACK O Hold Acknowledge output. Active low. Indicates that all buses are in Hi-Z. Pin Name Type Description P0-P7 I/O 8-bit bidirectional parallel port. Each pin can be individually programmed as input or output and as level or falling edge sensitive input conditions for test by branch and conditional instructions. P_EN O Direction of Port Pin Name Type Description CLKIN I Clock input. CLK_EMU I Emulation Clock input DMA_CLK O DMA Clock output BSU_CLK O BSU Clock output 3 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |