数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

D950-CORE 数据表(PDF) 40 Page - STMicroelectronics

部件名 D950-CORE
功能描述  16-Bit Fixed Point Digital Signal Processor DSP Core
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

D950-CORE 数据表(HTML) 40 Page - STMicroelectronics

Back Button D950-CORE Datasheet HTML 36Page - STMicroelectronics D950-CORE Datasheet HTML 37Page - STMicroelectronics D950-CORE Datasheet HTML 38Page - STMicroelectronics D950-CORE Datasheet HTML 39Page - STMicroelectronics D950-CORE Datasheet HTML 40Page - STMicroelectronics D950-CORE Datasheet HTML 41Page - STMicroelectronics D950-CORE Datasheet HTML 42Page - STMicroelectronics D950-CORE Datasheet HTML 43Page - STMicroelectronics D950-CORE Datasheet HTML 44Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 89 page
background image
40/89
D950-Core
5
SOFTWARE ARCHITECTURE
5.1
Introduction
Instruction execution is performed in a 3-stage pipeline: fetch/decode/execute. While
instruction n is executed, instruction n+1 is decoded and instruction n+2 is fetched. The
instruction cycle period is twice the CLKIN period. According to the number of words used,
D950-Core instructions can be of two types: one word intructions or extension word
instructions.
One Word Instructions:
Most of D950-Core instructions are one cycle instructions:
All arithmetic and logic instructions with or without parallel data moves,
excepted instructions performing double precision multiplication and bit manip-
ulations.
Register to register data move.
Memory to register indirect data move.
The following are multiple cycle instructions:
Double precision MAC (two cycles).
Indirect indexed register move (two cycles).
Indirect indexed register to stack move (two cycles).
Register to Program memory transfer (four cycles).
Instructions causing a program flow change (RTS, RTI, SWI, RESET, BREAK, CONTINUE)
are executed in one to three cycles.
Extension Word Instructions:
One program memory word is fetched at each cycle, therefore, if an instruction needs
extension words, they are fetched during the cycles following the first fetch. Execution of the
instruction starts two cycles after its first fetch cycle.
Memory to register data move in direct addressing mode (2-words/2-cycles)
(second word = address value).
Immediate register load (2-words/2-cycles) (second word = register value).
Repeat block up to 511 times (2-words/2-cycles) (second word = LE).
Repeat single up to 216-1 times (2-words/2-cycles) (second word = LC).
Repeat block computed (2-words/2-cycles) (second word = LC).
Bit manipulations (2-words/2-cycles) (second word = mask).
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com