| 数据搜索系统,热门电子元器件搜索 |
|
D950-CORE 数据表(PDF) 82 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
D950-CORE 数据表(HTML) 82 Page - STMicroelectronics |
|
82 / 89 page ![]() 82/89 D950-Core DIEi: Enable Interrupt 0: Interrupt request output associated to channel i is masked (def.) 1: Interrupt request output associated to channel i is not masked DMS: Mask Sensitivity control register Two bits are dedicated to each DMA channel (bits 0 and 1 to channel 0, bits 4 and 5 to channel 1, bits 8 and 9 to channel 2, bits 12 and 13 to channel 3). After reset, DMS default value is 0x3333. DSEi: DMA Sensitivity 0: Low level 1: Falling edge (def.) DMKi: DMA Mask 0: DMA channel not masked 1: DMA channel masked (def.) 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - - DSE3 DMK3 - - DSE2 DMK2 - - DSE1 DMK1 - - DSE0 DMK0 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |