D950-CORE datasheet(32/89 Pages) STMICROELECTRONICS

32 / 89 page

32/89

D950-Core

4.4

General Purpose P-Port

4.4.1 Introduction

The P-Port is an 8-bit (P0/P7) general purpose parallel port in which each port pin can be

individually programmed as input (level or falling edge sensitive) or output.1

The data direction and sensitivity for each bit are programmed through PCDR and PCSR 8-bit

registers.

Port inputs are sampled on each INCYCLE rising edge. Detection of a level change is

performed, provided the input remains at the same level for at least one INCYCLE cycle.2

The Port input data is stored into the 8-bit Port Input Register (PIR). The Port output data is

stored into the 8-bit Port Output Register (POR).3

Figure 4.13

D950-Core Parallel I/O Port

Notes

PPort can be used as a branch condition.

PIR value is set to 1 on falling edge detection,until the port is tested.

The significant bit are 8-LSBs (8-MSBs=undefined when reading).

PORT INPUT

REG. (PIR)

EDGE/LEVEL

SENSITIVITY

FALLING EDGE

DETECTION

LEVEL

DETECTION

PORT OUTPUT

REG. (POR)

PORT CONTROL

DIRECTION REG.

(PCDR)

PORT CONTROL

SENSITIVITY

REG. (PCSR)

P0 / P7

PORT CONDITION

TO P.C.U.

VR02017N

P_EN

D950-CORE 数据表(PDF) 32 Page - STMicroelectronics

D950-CORE 数据表(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

数据表下载