数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

D950-CORE 数据表(PDF) 73 Page - STMicroelectronics

部件名 D950-CORE
功能描述  16-Bit Fixed Point Digital Signal Processor DSP Core
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

D950-CORE 数据表(HTML) 73 Page - STMicroelectronics

Back Button D950-CORE Datasheet HTML 69Page - STMicroelectronics D950-CORE Datasheet HTML 70Page - STMicroelectronics D950-CORE Datasheet HTML 71Page - STMicroelectronics D950-CORE Datasheet HTML 72Page - STMicroelectronics D950-CORE Datasheet HTML 73Page - STMicroelectronics D950-CORE Datasheet HTML 74Page - STMicroelectronics D950-CORE Datasheet HTML 75Page - STMicroelectronics D950-CORE Datasheet HTML 76Page - STMicroelectronics D950-CORE Datasheet HTML 77Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 89 page
background image
73/89
D950-Core
7.3.2 I/O interface
In this section, the terms input and output are related to the interrupt controller, and the term
external is related to the AS-DSP.
The interrupt controller I/O interface signals are of two types:
On the D950-Core Side
•IT (maskable interrupt request / output)
•ITACK maskable interrupt request acknowledge / input)
•EOI (end of maskable interrupt routine / input)
YA0/YA15 (Y address bus) and YD0/YD15 (Y data bus) with their associated
control signals:
YRD (read / input)
YWR (write / input)
CLK clock / input
On the External Side
•ITRQ (7:0) (8 interrupt requests / inputs)
RESET (reset / input)
7.3.3 Interrupt Controller Peripheral Registers
The interrupt controller interface is software controlled by thirteen status/control registers
mapped in the Y-memory space. Status registers are not protected against writing:
IVi: Interrupt Vector Register
One register is associated to each external interrupt.
IVi contains the first address of the interrupt routine associated to each ITRQi interrupt input
(with 0<i<7). The register content of the interrupt under service is assigned on the YD-bus
during the cycle following the ITACK falling edge where CLK=0.
After reset, IVi default value is 0.
IMR: Interrupt Mask Register
Each interrupt ITRQi can be masked individually when the IMi corresponding bit is set. In this
case, no activity on ITRQi is taken into account.
ITRQi can be activated on a low level or on a falling edge, according to associated ISi status.
When associated ISi-bit is reset (def. value), ITRQi must stay low for one period.
After reset, IMR default value is 0x5555.
8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com