| 数据搜索系统,热门电子元器件搜索 |
|
D950-CORE 数据表(PDF) 1 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
D950-CORE 数据表(HTML) 1 Page - STMicroelectronics |
|
1 / 89 page ![]() 4 September 1997 1/89 This is preliminary information on a new product in development or undergoing evaluation. Details are subject to change without notice D950-CORE 16-Bit Fixed Point Digital Signal Processor (DSP) Core PRELIMINARY DATA s Performance s 66 Mips - 15ns instruction cycle time s Memory Organization s HARVARD architecture s Two 64k x 16-bit data memory spaces s One 64k x 16-bit program memory space s 2 stacks in data memory spaces s Fast and Flexible Buses s Two 16-bit address 16-bit data non- multiplexed data buses s One 16-bit address 16-bit data non- multiplexed instruction bus s Data Calculation Unit s 16 x 16-bit parallel multiplier s 40-bit barrel shifter unit s 40-bit ALU s Two 40-bit extended precision accumulators s Fractional and integer arithmetic with support for floating point and multi-precision s 16-bit bit manipulation unit (BMU) s Address Calculation Unit s Two address calculation units with modulo and bit-reverse capability s 2 x 16-bit address registers s 4 x 16-bit index registers s 2 x 16-bit base and maximum address registers for modulo addressing s Program Control Unit s 16-bit program counter s 3 Hardware Loop Capabilities s Power Consumption s Single 3.3V power supply s Low-power standby mode s Electrical Characteristics s Operating frequency down to DC s Channels s General purpose 8-bit I/O port s Dedicated hardware for Emulation and Test, IEEE 1149.1 (JTAG) interface compatible s Peripherals and Memory s Macrocells for peripherals such as the bus switch unit, interrupt controller and DMA controller s Standard cells library, I/O library s Memory generators for RAM and ROM s Development Tools s JTAG PC board with graphic windowed high level source debugger for AS-DSP emulation s Complete crash-barrier chain (assembler / simulator / linker) running on PC and SUN, s Complete GNU chain (assembler / simulator / linker / C compiler / C debugger) for SUN s VHDL model (SYNOPSYS & MENTOR) DATA CALCULATION UNIT ADDRESS CALCULATION UNIT PROGRAM CONTROL UNIT TEST & EMULATION PO/P7 CONTROL 11 8 14 6 16 16 16 16 3 16 16 XA-bus YA-bus ID-bus IA-bus |
类似零件编号 - D950-CORE |
|
类似说明 - D950-CORE |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |