CC115LRGPR datasheet(61/74 Pages) TI2

61 / 74 page

CC115L

www.ti.com

SWRS105B – MAY 2011 – REVISED JUNE 2014

6.7

PCB Layout Recommendations

The top layer should be used for signal routing, and the open areas should be filled with metallization

connected to ground using several vias.

The area under the chip is used for grounding and shall be connected to the bottom ground plane with

several vias for good thermal performance and sufficiently low inductance to ground.

In SWRR081 and SWRR082, 5 vias are placed inside the exposed die attached pad. These vias should

be “tented” (covered with solder mask) on the component side of the PCB to avoid migration of solder

through the vias during the solder reflow process.

The solder paste coverage should not be 100%. If it is, out gassing may occur during the reflow process,

which may cause defects (splattering, solder balling). Using “tented” vias reduces the solder paste

coverage below 100%. See Figure 6-3 for top solder resist and top paste masks.

Each decoupling capacitor should be placed as close as possible to the supply pin it is supposed to

decouple. Each decoupling capacitor should be connected to the power line (or power plane) by separate

vias. The best routing is from the power line (or power plane) to the decoupling capacitor and then to the

CC115L supply pin. Supply power filtering is very important.

Each decoupling capacitor ground pad should be connected to the ground plane by separate vias. Direct

connections between neighboring power pins will increase noise coupling and should be avoided unless

absolutely necessary. Routing in the ground plane underneath the chip or the balun/RF matching circuit,

or between the chip's ground vias and the decoupling capacitor's ground vias should be avoided. This

improves the grounding and ensures the shortest possible current return path.

Avoid routing digital signals with sharp edges close to XOSC_Q1 PCB track or underneath the crystal Q1

pad as this may shift the crystal dc operating point and result in duty cycle variation.

The external components should ideally be as small as possible (0402 is recommended) and surface

mount devices are highly recommended. Components with different sizes than those specified may have

differing characteristics.

Precaution should be used when placing the microcontroller in order to avoid noise interfering with the RF

circuitry.

A CC11xL Development Kit with a fully assembled CC115L Evaluation Module is available. It is strongly

advised that this reference layout is followed very closely in order to get the best performance. The

schematic, BOM and layout Gerber files are all available from the TI website (SWRR081 and SWRR082).

Figure 6-3. Left: Top Solder Resist Mask (Negative) – Right: Top Paste Mask. Circles are Vias

Applications, Implementation, and Layout

Submit Documentation Feedback

Product Folder Links: CC115L

CC115LRGPR 数据表(PDF) 61 Page - Texas Instruments

CC115LRGPR 数据表(HTML) 61 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表下载