| 数据搜索系统,热门电子元器件搜索 |
|
ST7FOXK2 数据表(PDF) 112 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7FOXK2 数据表(HTML) 112 Page - STMicroelectronics |
|
112 / 226 page ![]() On-chip peripherals ST7FOXF1, ST7FOXK1, ST7FOXK2 112/226 Timebase Counter 2 Counter 2 is an 8-bit autoreload upcounter. It can be read by accessing the LTCNTR register. After an MCU reset, it increments at a frequency of fOSC/32 starting from the value stored in the LTARR register. A counter overflow event occurs when the counter rolls over from FFh to the LTARR reload value. Software can write a new value at any time in the LTARR register, this value will be automatically loaded in the counter when the next overflow occurs. When Counter 2 overflows, the TB2F bit in the LTCSR2 register is set by hardware and an interrupt request is generated if the TB2IE bit is set. The TB2F bit is cleared by software reading the LTCSR2 register. Figure 53. Input Capture timing diagram Watchdog When enabled using the WDGE bit, the Watchdog generates a reset after 2 ms (@ = 8 MHz fOSC). To prevent this watchdog reset occurring, software must set the WDGD bit. The WDGD bit is cleared by hardware after tWDG. This means that software must write to the WDGD bit at regular intervals to prevent a watchdog reset occurring. Refer to Figure 54. Note: Software can use the timebase feature to set the WDGD bit at 1 or 2 ms intervals. A Watchdog reset can be forced at any time by setting the WDGRF bit. The WDGRF bit also acts as a flag, indicating that the Watchdog was the source of the reset. It is automatically cleared after it has been read. Hardware Watchdog Option If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGE bit in the LTCSR1 is not used. Refer to the Option byte description. Using Halt mode with the Watchdog (option) If the Watchdog reset on HALT option is not selected by option byte, the Halt mode can be used when the watchdog is enabled. 04h 8-bit COUNTER 1 t 01h fOSC/32 xxh 02h 03h 05h 06h 07h 04h LTIC PIN ICF FLAG LTICR REGISTER CLEARED 4µs (@ 8 MHz fOSC) fCPU BY S/W 07h READING LTIC REGISTER |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |