PSD813F2 datasheet(64/110 Pages) STMICROELECTRONICS

64 / 110 page

PSD835G2

PSD8XX Family

The

PSD4000

Functional

Blocks

(cont.)

DATA OUT

REG.

ADDRESS

EXT. CS (PORT F)

ENABLE PRODUCT TERM (.OE)

ALE

READ MUX

CONTROL REG.

DIR REG.

ENABLE OUT

CPLD INPUT (PORT F)

ISP OR BATTERY BACK-UP (PORT E)

DATA IN

OUTPUT

SELECT

OUTPUT

MUX

PORT PIN

DATA OUT

ADDRESS

A[ 7:0] OR A[15:8]

CONFIGURATION

BIT

Figure 28. Ports E, F and G Structure

9.4.8 Port F – Functionality and Structure

Port F can be configured to perform one or more of the following functions:

t MCU I/O Mode

t CPLD Output – external chip select ECS[7:0] can be connected to Port F (or Port C).

t CPLD Input – as direct input ot the CPLD array.

t Address In – additional high address inputs. Direct input to the CPLD array, no Input

Micro

⇔Cells latching is available.

t Latched Address Out – Provide latched address out per Table 29.

t Slew Rate – pins can be set up for fast slew rate.

t Data Port – connected to D[7:0] when Port F is configured as Data Port for a

non-multiplexed bus.

t Peripheral I/O Mode

9.4.9 Port G – Functionality and Structure

Port G can be configured to perform one or more of the following functions:

t MCU I/O Mode

t Latched Address Out – provide latched address out per Table 29.

t Open Drain – pins can be configured in Open Drain Mode

PSD813F2 数据表(PDF) 64 Page - STMicroelectronics

PSD813F2 数据表(HTML) 64 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载