| 数据搜索系统,热门电子元器件搜索 |
|
PSD813F2 数据表(PDF) 93 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD813F2 数据表(HTML) 93 Page - STMicroelectronics |
|
93 / 110 page ![]() PSD8XX Family PSD835G2 92 -90 -12 Symbol Parameter Conditions Min Max Min Max Unit tWLQV (PF) WR to Data Propagation Delay (Note 2) 40 43 ns tDVQV (PF) Data to Port F Data Propagation Delay (Note 5) 35 38 ns tWHQZ (PF) WR Invalid to Port F Tri-state (Note 2) 33 33 ns Port F Peripheral Data Mode Write Timing (3.0 V to 3.6 V Versions) Microcontroller Interface – PSD835G2 AC/DC Parameters (3.0 V to 3.6 V Versions) NOTES: 1. RD timing has the same timing as DS and PSEN signals. 2. WR timing has the same timing as E and DS signals. 3. Any input used to select Port F Data Peripheral Mode. 4. Data is already stable on Port F. 5. Data stable on ADIO pins to data on Port F. -90 -12 Turbo Symbol Parameter Conditions Min Max Min Max Off Unit tAVQV (PF) Address Valid to Data Valid (Note 3) 50 50 Add 20 ns tSLQV (PF) CSI Valid to Data Valid 35 40 Add 20 ns RD to Data Valid (Notes 1 and 4) 35 40 ns tRLQV (PF) RD to Data Valid, 8031 Mode 45 45 ns tDVQV (PF) Data In to Data Out Valid 34 38 ns tQXRH (PF) RD Data Hold Time 0 0 ns tRLRH (PF) RD Pulse Width (Note 1) 35 36 ns tRHQZ (PF) RD to Data High-Z (Note 1) 38 40 ns Port F Peripheral Data Mode Read Timing (3.0 V to 3.6 V Versions) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |