PSD813F2 datasheet(32/110 Pages) STMICROELECTRONICS

32 / 110 page

PSD835G2

PSD8XX Family

RESET

D 0-D 7

R/W

PAGE

PGR0

PGR1

PGR2

PGR3

DPLD

AND

GPLD

INTERNAL

SELECTS

AND LOGIC

FLASH

PLD

PGR4

PGR5

PGR6

PGR7

Figure 9. Page Register

The

PSD835G2

Functional

Blocks

(cont.)

9.1.4 Page Register

The eight bit Page Register increases the addressing capability of the microcontroller by a

factor of up to 256. The contents of the register can also be read by the microcontroller.

The outputs of the Page Register (PGR0-PGR7) are inputs to the PLD decoder and

can be included in the Flash Memory, secondary Flash memory, and SRAM chip select

equations.

If memory paging is not needed, or if not all 8 page register bits are needed for memory

paging, then these bits may be used in the PLD for general logic. See Application

Notes.

Figure 9 shows the Page Register. The eight flip flops in the register are connected to the

internal data bus D0-D7. The microcontroller can write to or read from the Page Register.

The Page Register can be accessed at address location CSIOP + E0h.

PSD813F2 数据表(PDF) 32 Page - STMicroelectronics

PSD813F2 数据表(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载