PSD813F2 datasheet(103/110 Pages) STMICROELECTRONICS

部件名	PSD813F2

功能描述	Configurable Memory System on a Chip for 8-Bit Microcontrollers

PDF	110 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

103 / 110 page

PSD8XX Family

PSD835G2

102

Symbol

Parameter 1

Conditions Typical2 Max Unit

CIN

Capacitance (for input pins only)

VIN = 0 V

COUT

Capacitance (for input/output pins)

VOUT = 0 V

CVPP

Capacitance (for CNTL2/VPP)VPP = 0 V

NOTES: 1. These parameters are only sampled and are not 100% tested.

2. Typical values are for TA = 25°C and nominal supply voltages.

TA = 25 °C, f = 1 MHz

14.0

Pin Capacitance

15.0

Figure 46.

AC Testing

Input/Output

Waveform

16.0

Figure 47.

AC Testing

Load Circuit

17.0

Programming

3.0V

TEST POINT

1.5V

DEVICE

UNDER TEST

2.01 V

195

Ω

L = 30 pF

(INCLUDING

SCOPE AND JIG

CAPACITANCE)

Upon delivery from ST, the PSD835G2 device has all bits in the PLDs and

memories in the “1” or high state. The configuration bits are in the “0” or low state. The

code, configuration, and PLDs logic are loaded through the procedure of programming.

Information for programming the device is available directly from ST. Please

contact your local sales representative. (See the last page.)

PSD813F2 数据表(PDF) 103 Page - STMicroelectronics

PSD813F2 数据表(HTML) 103 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载