ST20-GP1 datasheet(2/116 Pages) STMICROELECTRONICS

2 / 116 page

Contents

2/116

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

ST20-GP1 architecture overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Digital signal processing module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

3.1

DSP module registers .......................................................................................................................... 13

Central processing unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

4.1

Registers .............................................................................................................................................. 18

4.2

Processes and concurrency ................................................................................................................ 19

4.3

Priority .................................................................................................................................................. 21

4.4

Process communications ..................................................................................................................... 21

4.5

Timers .................................................................................................................................................. 22

4.6

Traps and exceptions .......................................................................................................................... 23

Interrupt controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

5.1

Interrupt vector table ............................................................................................................................ 29

5.2

Interrupt handlers ................................................................................................................................. 29

5.3

Interrupt latency ................................................................................................................................... 30

5.4

Pre-emption and interrupt priority ........................................................................................................ 30

5.5

Restrictions on interrupt handlers ........................................................................................................ 30

5.6

Interrupt configuration registers ........................................................................................................... 31

Instruction set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

6.1

Instruction cycles ................................................................................................................................. 34

6.2

Instruction characteristics .................................................................................................................... 35

6.3

Instruction set tables ............................................................................................................................ 36

Memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

7.1

System memory use ............................................................................................................................ 45

7.2

Boot ROM ............................................................................................................................................ 46

7.3

Internal peripheral space ..................................................................................................................... 46

Memory subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

8.1

SRAM .................................................................................................................................................. 49

Programmable memory interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

9.1

EMI signal descriptions ........................................................................................................................ 51

9.2

Strobe allocation .................................................................................................................................. 52

9.3

External accesses ................................................................................................................................ 52

ST20-GP1 数据表(PDF) 2 Page - STMicroelectronics

ST20-GP1 数据表(HTML) 2 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载