数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST20-GP1 数据表(PDF) 60 Page - STMicroelectronics

部件名 ST20-GP1
功能描述  GPS PROCESSOR
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST20-GP1 数据表(HTML) 60 Page - STMicroelectronics

Back Button ST20-GP1 Datasheet HTML 56Page - STMicroelectronics ST20-GP1 Datasheet HTML 57Page - STMicroelectronics ST20-GP1 Datasheet HTML 58Page - STMicroelectronics ST20-GP1 Datasheet HTML 59Page - STMicroelectronics ST20-GP1 Datasheet HTML 60Page - STMicroelectronics ST20-GP1 Datasheet HTML 61Page - STMicroelectronics ST20-GP1 Datasheet HTML 62Page - STMicroelectronics ST20-GP1 Datasheet HTML 63Page - STMicroelectronics ST20-GP1 Datasheet HTML 64Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 116 page
background image
ST20-GP1
60/116
®
The behavior of the ST20-GP1 after reset depends upon the value on the BootSource0-1 pins. In
all cases, the EMI is loaded with a slow default configuration which is suitable for performing
accesses to ROM and SRAM (see Figure 9.7).
Figure 9.7 Default configuration
When booting from ROM, the first EMI access will be an instruction fetch from bank 3. When
booting from a link, the bootstrap is loaded into the ST20-GP1 internal SRAM located logically at
the bottom of bank 0.
The default bus width for all banks is set at reset by reading the value on the BootSource0-1 pins
(see Table 9.1). If this bus width is inappropriate for a particular bank, then configuration software
must change it before it is accessed, otherwise some memory locations will contain indeterminate
contents. Note, particular care must be paid to instruction fetching behavior of the CPU. It is
important to match the program memory with the correct bus width using BootSource0-1.
Parameter
Bits
Value during and after reset
Units
BusWidth
1
Depends on BootSource0-1 pins (see Table 9.1, page 52).
-
MemWaitEnable
1
1 (Enabled)
-
BankReadOnly
1
0 (Read/Write)
-
AccessDuration
4
1010 (10 cycles)
Cycles
CEe1Time
4
0000
Phases
CEe2Time
4
0000
Phases
OEe1Time
4
0000
Phases
WBe1Time
4
1001 (9 phases; 4.5 cycles)
Phases
WBe2Time
4
0010 (2 phases; 1 cycle)
Phases
BusReleaseTime
2
10 (2 cycles)
Cycles
DataDriveDelay
3
101 (5 phases; 2.5 cycles)
Phases
Table 9.9 Configuration register values during reset
MemData0-15
(write)
MemAddr1-19
notMemCE
notMemOE
notMemWB0-1
MemData0-15
(read)
10 cycles
5 phases
2 cycles
2 phases (1 cycle)
9 phases (4.5 cycles)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com