C167CS-4RM datasheet(45/517 Pages) INFINEON

45 / 517 page

C167CS

Derivatives

Memory Organization

User’s Manual

3-8

V2.0, 2000-07

Special Function Registers

The functions of the CPU, the bus interface, the IO ports and the on-chip peripherals of

the C167CS are controlled via a number of so-called Special Function Registers (SFRs).

These SFRs are arranged within two areas of 512 Byte size each. The first register

block, the SFR area, is located in the 512 Bytes above the internal RAM (00’FFFFH …

00’FE00H), the second register block, the Extended SFR (ESFR) area, is located in the

512 Bytes below the internal RAM (00’F1FFH … 00’F000H).

Special function registers can be addressed via indirect and long 16-bit addressing

modes. Using an 8-bit offset together with an implicit base address allows to address

word SFRs and their respective low bytes. However, this does not work for the

respective high bytes!

Note: Writing to any byte of an SFR causes the non-addressed complementary byte to

be cleared!

The upper half of each register block is bit-addressable, so the respective control/status

bits can directly be modified or checked using bit addressing.

When accessing registers in the ESFR area using 8-bit addresses or direct bit

addressing, an Extend Register (EXTR) instruction is required before, to switch the short

addressing mechanism from the standard SFR area to the Extended SFR area. This is

not required for 16-bit and indirect addresses. The GPRs R15 … R0 are duplicated, i.e.

they are accessible within both register blocks via short 2-, 4- or 8-bit addresses without

switching.

ESFR_SWITCH_EXAMPLE:

EXTR

;Switch to ESFR area for next 4 instr.

MOV

ODP2, #data16

;ODP2 uses 8-bit reg addressing

BFLDL

DP6, #mask, #data8

;Bit addressing for bit fields

BSET

DP1H.7

;Bit addressing for single bits

MOV

T8REL, R1

;T8REL uses 16-bit mem address,

;R1 is duplicated into the ESFR space

;(EXTR is not required for this access)

;----

;-----------------

;The scope of the EXTR #4 instruction

…

;

… ends here!

MOV

T8REL, R1

;T8REL uses 16-bit mem address,

;R1 is accessed via the SFR space

In order to minimize the use of the EXTR instructions the ESFR area mostly holds

registers which are mainly required for initialization and mode selection. Registers that

need to be accessed frequently are allocated to the standard SFR area, wherever

possible.

Note: The tools are equipped to monitor accesses to the ESFR area and will

automatically insert EXTR instructions, or issue a warning in case of missing or

excessive EXTR instructions.

C167CS-4RM 数据表(PDF) 45 Page - Infineon Technologies AG

C167CS-4RM 数据表(HTML) 45 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载