数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLC60135 数据表(PDF) 13 Page - STMicroelectronics

部件名 STLC60135
功能描述  TOSCA ADSL DMT TRANSCEIVER
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLC60135 数据表(HTML) 13 Page - STMicroelectronics

Back Button STLC60135 Datasheet HTML 9Page - STMicroelectronics STLC60135 Datasheet HTML 10Page - STMicroelectronics STLC60135 Datasheet HTML 11Page - STMicroelectronics STLC60135 Datasheet HTML 12Page - STMicroelectronics STLC60135 Datasheet HTML 13Page - STMicroelectronics STLC60135 Datasheet HTML 14Page - STMicroelectronics STLC60135 Datasheet HTML 15Page - STMicroelectronics STLC60135 Datasheet HTML 16Page - STMicroelectronics STLC60135 Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 25 page
background image
Generic Processor Interface Pins and Func-
tional Description
Name
Type
Function
AD[0..15]
I/O
Multiplexed address / data bus
ALE
I
Address Latch Enable
RDB
I
Read cycle indication
WRB
I
Write cycle indication
CSB
I
Chip Select
RDYB
OZ
Bus cycle ready indication
INTB
O
Interrupt
Digital interface ATM or serial
Digital Interface for data to the loop before modu-
lation and from the loop after demodulation.
This interface collects cells (from the cell based func-
tion module) or a byte stream (from the deframer).
Cells are stored in a fifo, 2 interfaces submodules
can extract data from the fifo. Byte streams are
dumped on the bitstream interface (with no fifo).
3 kinds of interface are allowed
Utopia Level 1
Utopia Level 2
Bitstream based on a proprietary exchange
The interface selection is programmed by writing
the Utopia PHY address register.
Only one interface can be enabled in a ST60135
configuration.
Utopia Level 1 supports only one PHY device.
Utopia Level 2 supports multi-PHY devices (See
Utopia Level 2 specifications).
Each buffer provides storage for 8 ATM cells (both
directions for Fast and Interleaved channel).
Talew
D98TL326
ALE
AD(15:0)
Tavs
Tavh
Figure 14. Waveforms
Symbol
Parameters
Min
Typ
Max
Unit
tr & tf
Rise & Fall time (10% to 90%)
3
ns
Talew
ALE pulse width
12
ns
Tavs
Address Valid setup time
10
ns
Tavh
Address Valid Hold time
10
ns
Tale2cs
ALE to CSB
0
ns
Tale2Z
ALE to high Z state of address bus
50
ns
Tcs2rdy
CSB to RDYB asserted
60
ns
Tcsre
Access Time
900
µs
Tcs2wr
CSB to WRB
0
ns
Twr2d
WRB to data
15
ns
Trdy2wr
RDYB to WRB
0
ns
Tdvs
data setup time
10
ns
Tdvh
data hold time
1/2Tmclk
Tmclk
ns
Twr2cs
WRB to CSB
-10
ns
Tcs2rd
CSB to RDB
0
ns
Trdy2rd
RDY to RDB
0
ns
Trd2cs
RDB to CSB
-10
ns
Tmclk
Master clock Timing
Generic processor interface Cycle Timing
All AC characteristics are indicated for a 100pF capacitive load.
STLC60135
13/25



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com