STLC60135 datasheet(19/25 Pages) STMICROELECTRONICS

19 / 25 page

0123

minimum 8 cycles

STM_CLOCK

UNDEFINED

FRAME

VALID

one byte as 4 times 2 bits

SLR_DATA(1)

SLR_DATA(0)

SLR_VAL must not repeat in

a 8 clock cycle period

D98TL334

Figure 23. ReceiveSLAP Interface Timing

The implementation must guarantee that all ac-

tive SLR_Valid signals must be separated by at

least 8 clock cycles.

Refer to Figure 23. The SLR_FRAME signals are

asserted when the first pair of bits of a frame are

transferred. For the fast channel a frame is de-

fined as a superframe timebase.

For the interleaved channel the frame is defined

by a timebase

period of 4 superframes. Both

timebases are synchronized to the data flow.

Transmit SLAP Interface

The Transmit interface uses the following signals

(refer to Figure 24)

- SLT_REQ: byte request

- SLT_FRAME: start of frame indication

- SLT_DATA [1:0] data pins, a byte is transferred

2 bits at the time in 4 successive clock cycles.

MSB first, odd bits on SLT_DATA [1]

The logical timing diagram is shown in Figure 25.

The delay between Request and the associated

data byte is defined as 8 cycles.

The SLT_FRAME signals are asserted when the

first pair of bits of a frame are transferred. For the

fast channel a frame is defined as a superframe

timebase.

For the interleaved channel the frame is defined

by a timebase period of 4 superframes.

Both timebases are synchronized to the data flow

and guarantee that the frame indication is as-

serted when the first bits of the first DMT symbol

are transferred.

CLOCK

UNDEFINED

SLT_FRAME

SLT_REQUEST

one byte in 4 cycles

SLT_DATA(1)

SLT_DATA(0)

repeated each superframe/

S-frame

D98TL336

STM_CLOCK

Request may be repeated after 4 cycles

Delay Request-Data equals 8 cycles

UNDEFINED

Figure 25. Transmit SLAP Interface Timing

Diagram

EXTERNAL

COMPONENT

(SLAVE)

MODEM

(MASTER)

D98TL335

CLOCK

DATA

REQUEST

FRAME

Figure 24. Interface Towards PHY Layer

Tper

CLOCK

ALL INPUTS

ALL OUTPUTS

Thd

D98TL337

Figure 26. InterfaceTiming

STLC60135

19/25

STLC60135 数据表(PDF) 19 Page - STMicroelectronics

STLC60135 数据表(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

数据表下载

链接网址

STLC60135 数据表(PDF) 19 Page - STMicroelectronics

STLC60135 数据表(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

数据表 下载

链接网址

数据表下载