M32CSLASH8A datasheet(79/372 Pages) RENESAS

79 / 372 page

M32C/8A Group

8. Bus

Rev.1.00

Jul 15, 2007

Page 62 of 352

REJ09B0385-0100

8.2.4.1

Bus Cycle with Recovery Cycle Inserted

The EWCRi6 bit in the EWCRi register (i = 0 to 3) determines whether the recovery cycle is inserted or not.

Address output or data output is held during the recovery cycle (only when using the separate bus). Devices,

which require longer address hold time or data hold time, are connectable.

Figure 8.9

Recovery Cycle

- Recovery cycle when separate bus is selected (

bus cycle is 1 φ + 2 φ)

BCLK

Address

CSi

Read data

Write data

WR, WRL, WRH

- Recovery cycle when multiplexed bus is selected (

bus cycle is 2 φ + 3 φ)

A: address LA: Latch address RD: Read data WD: Write data

i = 0 to 3

NOTE:

1. When the MCU accesses the same CS area consecutively, the CSi pin keeps outputting "L".

(1)

Recovery cycle

Address is held

BCLK

CSi

Read data

Write data

WR (WRL)

ALE

(1)

Recovery cycle

Data is held

M32C/8A 数据表(PDF) 79 Page - Renesas Technology Corp

M32C/8A 数据表(HTML) 79 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载