数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M32C/8A 数据表(PDF) 92 Page - Renesas Technology Corp

部件名 M32C/8A
功能描述  RENESAS MCU M16C FAMILY / M32C/80 Series
PDF  372 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

M32C/8A 数据表(HTML) 92 Page - Renesas Technology Corp

Back Button M32C/8A Datasheet HTML 88Page - Renesas Technology Corp M32C/8A Datasheet HTML 89Page - Renesas Technology Corp M32C/8A Datasheet HTML 90Page - Renesas Technology Corp M32C/8A Datasheet HTML 91Page - Renesas Technology Corp M32C/8A Datasheet HTML 92Page - Renesas Technology Corp M32C/8A Datasheet HTML 93Page - Renesas Technology Corp M32C/8A Datasheet HTML 94Page - Renesas Technology Corp M32C/8A Datasheet HTML 95Page - Renesas Technology Corp M32C/8A Datasheet HTML 96Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 372 page
background image
M32C/8A Group
9. Clock Generation Circuits
Rev.1.00
Jul 15, 2007
Page 75 of 352
REJ09B0385-0100
Figure 9.6
PLC0 Register, PLC1 Register
b7
1
0
1
b6 b5 b4
b1
b2
b3
PLL Control Register 0 (1, 2, 5)
Symbol
PLC0
Address
0026h
Bit Symbol
Bit Name
RW
PLC00
After Reset
0001 X010b
NOTES:
1. Set the PLC0 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
2. If the PM21 bit in the PM2 register is set to 1 (disables a clock chang), a write to the PLC0 register has no effect.
3. Set bits PLC02 to PLC00 while the PLC07 bit is 0. Bits PLC02 to PLC00 can be written only once.
4. Enter wait mode or stop mode after the CM17 bit is set to 0 (main clock as CPU clock source) and then the PLC07 bit to 0.
5. Set registers PLC0 and PLC1 simultaneously in 16-bit units .
b0
Function
Programmable counter
select bits(3)
PLC01
PLC02
The VCO clock is the main clock multiplied by
the following variables.
b2 b1 b0
0 1 1: Multiply-by-6
1 0 0: Multiply-by-8
Do not set to values other than the above
(b3)
(b4)
RW
RW
RW
(b5)
RW
Reserved bit
Set to 1
Set to 1
(b6)
PLC07
Reserved bit
Reserved bit
Set to 0
0: PLL stops
1: PLL runs
Operation enable bit(4)
RW
RW
RW
NOTES:
1. Set the PLC1 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
2. If the PM21 bit in the PM2 register is set to 1 (disables a clock change), a write to the the PLC1 register has no effect.
3. Set the PLC1 register while the PLC07 bit is 0 (PLL stopped).The PLC1 register can be written only once.
4. Set registers PLC0 and PLC1 simultaneously in 16-bit units.
Read as undefined value
Reserved bit
b7 b6 b5 b4
b1
b2
b3
PLL Control Register 1(1, 2, 3, 4)
Bit Symbol
Bit Name
RW
(b0)
RW
b0
Function
Reserved bit
(b1)
RW
Reserved bit
0 0 0
0
1 0
PLC12
RW
0: Divide-by-2
1: Divide-by-3
PLL clock division select bit
(b3)
RW
Reserved bit
(b4)
Read as undefined value
Reserved bit
(b7-b5)
RW
Reserved bits
Set to 0
Set to 1
Set to 0
Set to 0
Syambol
PLC1
Address
0027h
After Reset
000X 0000b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com