M32CSLASH8A datasheet(87/372 Pages) RENESAS

87 / 372 page

M32C/8A Group

9. Clock Generation Circuits

Rev.1.00

Jul 15, 2007

Page 70 of 352

REJ09B0385-0100

Figure 9.1

Clock Generation Circuit

WAIT instruction

R Q

PLL frequency

synthesizer

On-chip

oscillator

Enable oscillation

CM17 CM21

Divider

(divide-by-m)

CM04

XCIN

XCOUT

Sub clock oscillation circuit

XIN

XOUT

Main clock oscillation circuit

1/8

1/4

fROC

1/2n

fAD

f32

f2n(1)

PM27～PM26

CST

Peripheral function

clock source: fPFC

fXIND

fROC

1/32

fC32

CPSR=1

CPU clock

(bus clock)

fCPU

CM05

PM26

fXIND

VC27

CM07

Stop mode

PM26

PM27

PM22

CM21

Stop mode

CM02

PM21

Clock stop signal

in wait mode

Clock stop signal

in wait mode

Stop mode

Software reset

Watchdog timer reset

Hardware reset 2

Reset the

divider (divide-

by-8 mode)

Main clock

Clock stop signal in wait mode

CM05

CM21

CM10

Clock stop signal

in wait mode

Stop mode

Interrupt request level

determination output

RESET

Vdet4 detection

interrupt signal

NMI

S Q

Logic 1 write signal

to CM10 bit

Reset the divider

fPLL

VC27: bit in the VCR2 register

CM02, CM04, CM05, and CM07: bits in the CM0 register

CM10 and CM17: bits in the CM1 register

CM21: bit in the CM2 regsiter

PM21, PM22, PM26, and PM27: bits in the PM2 register

CST: bit in the TCSPR register

CPSR: bit in the CPSRF register

NOTES:

1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).

2. Bits MCD4 to MCD0 in the MCD register select the dividing ratio (divide-by-m mode: m = 1, 2, 3, 4, 6, 8, 10, 12, 14, 16).

Programmable

counter

Reference

frequency counter

Phase

comparator

1/2

PLL clock (fPLL)

PLC12: bit in the PLC1 register

VCO clock (fVCO)

PLL frequency synthesizer

Charge

pump

Voltage

controlled

oscillator

(VCO)

PLC12

1/3

Watchdog timer

interrupt request signal

Oscillation stop detection

interrupt request

(non-maskable interrupt requst)

CM21

Vdet4 detection

interrupt request signal

Oscillation stop detection circuit

Clock edge detect/

charge and discharge

circuit control

Main clock

Charge and

discharge circuit

Oscillation stop detection

interrupt request

generation circuit

Main clock

MCD register(2)

M32C/8A 数据表(PDF) 87 Page - Renesas Technology Corp

M32C/8A 数据表(HTML) 87 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

M32C/8A 数据表(PDF) 87 Page - Renesas Technology Corp

M32C/8A 数据表(HTML) 87 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载