M32CSLASH8A datasheet(81/372 Pages) RENESAS

81 / 372 page

M32C/8A Group

8. Bus

Rev.1.00

Jul 15, 2007

Page 64 of 352

REJ09B0385-0100

Figure 8.11

RD Output Signal Extended by RDY Input

8.2.7

HOLD Input

The HOLD input signal is used to transfer ownership of the bus from the CPU to external devices. When a low-

level (“L”) signal is applied to the HOLD pin, the MCU enters a hold state after the bus access in progress is

completed. While the HOLD pin is held “L”, the MCU remains in a hold state and the HLDA pin outputs an

“L” signal. Table 8.8 lists the MCU states in hold state.

Bus is used in the following priority order: HOLD, DMAC, CPU.

Table 8.8

MCU States in Hold State

NOTE:

1. When the PM22 bit in the PM2 register is set to 1 (selects the on-chip oscillator clock as count source for the

watchdog timer), watchdog timer does not stop.

Item

State

Clock generation circuits

Operating (oscillating)

CPU

Stopped

Internal peripheral circuits

Operating

(Watchdog timer is stopped)(1)

RD, WR, A0 to A22, A23, D0 to D15, CS0 to CS3, BHE

High-impedance

HLDA

Outputs “L”

ALE

Outputs “L”

Programmable I/O ports

Maintains the same state as when “L” is input to HOLD pin.

- Separate bus (bus cycle is 1φ + 2φ)

BCLK

CSi(1)

RDY

Timing to input RDY signal

- Multiplexed bus (bus cycle is 1φ + 2φ)

BCLK

CSi(1)

RDY

tsu(RDY-BCLK)

Timing to input RDY signal

NOTE:

1. Chip-select output (CSi) may be extended depending on the CPU state such as the instruction queue buffer.

tsu(RDY-BCLK): RDY input setup time

: Wait states inserted by RDY input

i = 0 to 3

tsu(RDY-BCLK)

M32C/8A 数据表(PDF) 81 Page - Renesas Technology Corp

M32C/8A 数据表(HTML) 81 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载