M32CSLASH8A datasheet(99/372 Pages) RENESAS

99 / 372 page

M32C/8A Group

9. Clock Generation Circuits

Rev.1.00

Jul 15, 2007

Page 82 of 352

REJ09B0385-0100

Table 9.3

Bit Settings to Use PLL Clock as CPU Clock Source

Figure 9.12

Procedure to Use PLL Clock as CPU Clock Source

Multiplication

factor

PLC0 Register

PLC1 Register

PLL Clock

PLC02 bit

PLC01 bit

PLC00 bit

PLC12 bit

011

fPLL = 2 × fXIN

fPLL = 3 × fXIN

8/3

100

fPLL = 8/3 × fXIN

fPLL = 4 × fXIN

Start

End

Set registers PLC0 and PLC1

PRCR register: PRC0 bit = 1

PLC0 register: PLC07 bit = 1

CM1 register : CM17 bit = 1

PRC0 bit = 0

Wait for tsu(PLL)

Enable writing to registers associated with clocks

CM2 register: CM21 bit = 0

CM0 register: CM07 bit = 0

Select the main clock as the CPU clock source

(※Set after a main clock oscillation stabilizes)

Select the multiplication factor for the PLL clock

(※Set registers PLC0 and PLC1 simultaneously in 16-bit units)

　 PLC1

PLC0

Multiplication factor for PLL clock

00000010 01010011b

× 6/2 = 3

00000010 01010100b

× 8/2 = 4

00000110 01010011b

× 6/3 = 2

00000110 01010100b

× 8/3 = 2.66

PLL runs

Select the PLL clock as the clock source for the CPU clock

and peripheral function clock

Disable writing to registers associated with clocks

Wait for PLL frequency synthesizer to stabilize

M32C/8A 数据表(PDF) 99 Page - Renesas Technology Corp

M32C/8A 数据表(HTML) 99 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载