 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
M32C/86 数据表(PDF) 82 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/86 数据表(HTML) 82 Page - Renesas Technology Corp |
|
|
82 / 505 page  Page 59 9 7 4 f o 5 0 0 2 , 8 0 . p e S 0 0 . 1 . v e R 0 0 1 0 - 4 0 2 0 B 9 0 J E R 8. Bus ) T 6 8 / C 2 3 M , 6 8 / C 2 3 M ( p u o r G 6 8 / C 2 3 M 8.2.3 Read and Write Signals _____ ______ When using a16-bit data bus, the PM02 bit in the PM0 register selects a combination of the "RD, WR and ________ _____ ________ _________ BHE" signals or the "RD, WRL and WRH" signals to determine the read or write signal. When the DS3 to _____ ______ ________ DS0 bits in the DS register are set to "0" (8-bit data bus), set the PM02 bit to "0" (RD/WR/BHE). When any of the DS3 to DS0 bits are set to "1" (16-bit data bus) to access an 8-bit space, the combination of _____ ______ ________ "RD, WR and BHE" is automatically selected regardless of the PM02 bit setting. Tables 8.3 and 8.4 list each signal operation. _____ ______ ________ The RD, WR and BHE signals are combined for the read or write signal after reset. _____ ________ _________ When changing the combination of "RD, WRL and WRH", set the PM02 bit first to write data to an external memory. _____ ________ _________ Table 8.3 RD, WRL and WRH Signals Status of External Data Bus RD BHE WR HL L LHL HLH LH H Write 1-byte data to odd address Read 1-byte data from odd address Write 1-byte data to even address Read 1-byte data from even address Data Bus A0 H H L L HL L L LHL L HL H / L LH H / L 8 Bits Write data to both even and odd addresses Read data from both even and odd addresses Write 1-byte data Read 1-byte data 16 Bits Not used Not used Status of External Data Bus Read data Write 1-byte data to even address Write 1-byte data to odd address Write data to both even and odd addresses WRH WRL RD Data Bus 16 Bits H H H H L H L H H L L L H H(1) L(1) L Not used Write 1-byte data Read 1-byte data Not used 8 Bits NOTES: ______ _______ 1. The WR signal is used instead of the WRL signal. _____ ______ ________ Table 8.4 RD, WR and BHE Signals |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
