| 数据搜索系统,热门电子元器件搜索 |
|
M32C/86 数据表(PDF) 101 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/86 数据表(HTML) 101 Page - Renesas Technology Corp |
|
101 / 505 page ![]() Page 78 9 7 4 f o 5 0 0 2 , 8 0 . p e S 0 0 . 1 . v e R 0 0 1 0 - 4 0 2 0 B 9 0 J E R 9. Clock Generation Circuit ) T 6 8 / C 2 3 M , 6 8 / C 2 3 M ( p u o r G 6 8 / C 2 3 M PLC12 (b0) (b1) (b3) (b4) Function PLL Control Register 1(1, 2, 3, 4) Reserved Bit 0 : Divide-by-2 1 : Divide-by-3 Set to "0" PLL Clock Division Switch Bit (b7 - b5) Bit Name Bit Symbol Symbol Address After Reset PLC1 002716 000X 00002 RW RW Reserved Bit Set to "1" RW RW Reserved Bit Reserved Bit Reserved Bit Set to "0" Set to "0" RO RW RW NOTES: 1. Rewrite the PLC1 register after the PRC0 bit in the PRCR register is set to "1" (write enable). 2. If the PM21 bit in the PM2 register is set to "1" (clock change disable), the PLC1 register does not change when written. 3. Set the PLC1 register when the PLC07 bit is set to "0" (PLL off). 4. Set the PLC0 and PLC1 registers simultaneously in 16-bit units. When read, its content is indeterminate b7 b6 b5 b4 b3 b2 b1 b0 1 00 0 0 0 Figure 9.7 PLC0 and PLC1 Registers PLC00 PLC01 PLC02 (b3) (b4) (b5) (b6) PLC07 Function PLL Control Register 0(1, 2, 5) Programmable Counter Select Bit(3) Reserved Bit Operation Enable Bit(4) 0: PLL is Off 1: PLL is On Set to "1" Reserved Bit Set to "0" Reserved Bit Reserved Bit Set to "1" Bit Name Bit Symbol Symbol Address After Reset PLC0 002616 0001 X0102 RW RW RW RW RO RW RW RW RW NOTES: 1. Rewrite the PLC0 register after the PRC0 bit in the PRCR register is set to "1" (write enable). 2. If the PM21 bit in the PM2 register is set to "1" (clock change disable), the PLC0 register setting does not change when written. 3. Set the PLC02 to PLC00 bits when the PLC07 bit is set to "0". Once these bits are set, they cannot be changed. 4. Set the CM17 bit in the CM1 register to "0" (main clock as CPU clock source) and the PLC07 bit to "0" before entering wait or stop mode. 5. Set the PLC0 and PLC1 registers simultaneously in 16-bit units. 0 1 1 : Multiply-by-6 1 0 0 : Multiply-by-8 Do not set to values other than the above b2 b1 b0 When read, its content is indeterminate b7 b6 b5 b4 b3 b2 b1 b0 101 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |