数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M32C/86 数据表(PDF) 150 Page - Renesas Technology Corp

部件名 M32C/86
功能描述  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

M32C/86 数据表(HTML) 150 Page - Renesas Technology Corp

Back Button M32C/86 Datasheet HTML 146Page - Renesas Technology Corp M32C/86 Datasheet HTML 147Page - Renesas Technology Corp M32C/86 Datasheet HTML 148Page - Renesas Technology Corp M32C/86 Datasheet HTML 149Page - Renesas Technology Corp M32C/86 Datasheet HTML 150Page - Renesas Technology Corp M32C/86 Datasheet HTML 151Page - Renesas Technology Corp M32C/86 Datasheet HTML 152Page - Renesas Technology Corp M32C/86 Datasheet HTML 153Page - Renesas Technology Corp M32C/86 Datasheet HTML 154Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 150 / 505 page
background image
Page 127
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
13. DMAC
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
DMAi Request Source Select Register (i=0 to 3)
RW
RW
RW
RW
RW
RW
RW
RO
RW
DSEL0
DSEL1
DSEL2
DMA Request Source
Select Bit(1)
DSEL3
DSEL4
Software DMA
Request Bit(2)
DSR
(b6)
See Table 13.2 for the DMiSL
register (i = 0 to 3) function
DRQ
DMA Request Bit(2, 3)
0 : Not requested
1 : Requested
NOTES:
1. Change the DSEL4 to DSEL0 bit settings while the MDi1 and MDi0 bits in the DMD0 and DMD1
registers are set to "002" (DMA disabled). Also, set the DRQ bit to "1" simultaneously when the
DSEL4 to DSEL0 bit settings are changed.
e.g., MOV.B #083h, DMiSL ; Set timer A0
2. When the DSR bit is set to "1", set the DRQ bit to "1" simultaneously.
e.g., OR.B #0A0h, DMiSL
3. Do not set the DRQ bit to "0".
Symbol
Address
After Reset
DM0SL to DM3SL
037816, 037916, 037A16, 037B16
0X00 00002
Function
Bit Name
Bit
Symbol
When a software trigger is selected,
a DMA request is generated by
setting this bit to "1" (When read, its
content is always "0")
Reserved Bit
When read,
its content is indeterminate
b7
b6
b5
b4
b3
b2
b1
b0
Figure 13.2 DM0SL to DM3SL Registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com