M32CSLASH86 datasheet(220/505 Pages) RENESAS

220 / 505 page

Page 197

17. Serial I/O (Clock Synchronous Serial I/O)

)

(

TXDi

RXDi

CLKi

(1) When the CKPOL bit in the UiC0 register (i=0 to 4) is set to "0"

(Data is transmitted on the falling edge of the transfer clock and data is received on the rising edge)

TXDi

RXDi

CLKi

(2) When the CKPOL bit in the UiC0 register is set to "1"

(Data is transmitted on the rising edge of the transfer clock and data is received on the falling edge)

NOTES:

1. The CLKi pin is held high ("H") when no data is transferred.

2. The above applies when the UFORM bit in the UiC0 register is set to "0" (LSB first)

and the UiLCH bit in the UiC1 register is set to "0" (not inversed).

NOTES:

3. The CLKi pin is held low ("L") when no data is transferred.

4. The above applies when the UFORM bit in the UiC0 register is set to "0" (LSB first)

and the UiLCH bit in the UiC1 register is set to "0" (not inversed).

"H"

"L"

"H"

"L"

"H"

"L"

"H"

"L"

"H"

"L"

"H"

"L"

(1) When the UFORM bit in the UiC0 register (i=0 to 4) is set to "0"

(LSB first)

TXDi

RXDi

CLKi

TXDi

RXDi

CLKi

(2) When the UFORM bit in the UiC0 register is set to "1" (MSB first)

NOTES:

2. The above applies when the CKPOL bit in the UiC0 register is set to "0" (data is

transmitted on the falling edge of the transfer clock and received on the rising

edge) and the UiLCH bit in the UiC1 register is set to "0" (not inversed).

NOTES:

1. The above applies when the CKPOL bit in the UiC0 register is set to "0" (data is

transmitted on the falling edge of the transfer clock and received on the rising

edge) and the UiLCH bit in the UiC1 register is set to "0" (not inversed).

"H"

"L"

"H"

"L"

"H"

"L"

"H"

"L"

"H"

"L"

"H"

"L"

17.1.1 Selecting CLK Polarity Selecting

As shown in Figure 17.11, the CKPOL bit in the UiC0 register (i=0 to 4) determines the polarity of the

transfer clock.

Figure 17.11 Transfer Clock Polarity

17.1.2 Selecting LSB First or MSB First

As shown in Figure 17.12, the UFORM bit in the UiC0 register (i=0 to 4) determines a data transfer format.

Figure 17.12 Transfer Format

M32C/86 数据表(PDF) 220 Page - Renesas Technology Corp

M32C/86 数据表(HTML) 220 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

M32C/86 数据表(PDF) 220 Page - Renesas Technology Corp

M32C/86 数据表(HTML) 220 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载