M32CSLASH86 datasheet(257/505 Pages) RENESAS

257 / 505 page

Page 234

17. Serial I/O (Special Function)

)

(

Figure 17.30 SIM Interface Connection

17.7.1 Parity Error Signal

17.7.1.1 Parity Error Signal Output Function

When the UiERE bit in the UiC1 register (i=0 to 4) is set to "1" (output), the parity error signal output

can be provided. The parity error signal output is provided when a parity error is detected upon

receiving data. A low-level ("L") signal output is provided from the TxDi pin in the timing shown in

Figure 17.31. When reading the UiRB register during a parity error output, the PER bit in the UiRB

neously.

17.7.1.2 Parity Error Signal

To determine whether the parity error signal is output, the port that shares a pin with the RxDi pin is

read by using an end-of-transmit interrupt routine.

Microcomputer

SIM card

TxDi

RxDi

i=0 to 4

Figure 17.31 Parity Error Signal Output Timing (LSB First)

Hi-Z

RxDi

TxDi

Recieve

Complete Flag

"H"

"L"

"H"

"L"

"1"

"0"

NOTES:

1. The above applies to direct format conditions.

(The PRY bit is set to "1", the UFORM bit is set to "0",

and the UiLCH bit is set to "0").

ST : Start bit

P : Even parity

SP : Stop bit

i=0 to 4

"H"

"L"

Transfer Clock

M32C/86 数据表(PDF) 257 Page - Renesas Technology Corp

M32C/86 数据表(HTML) 257 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载