| 数据搜索系统,热门电子元器件搜索 |
|
M38C31M7AXXXFS 数据表(PDF) 41 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M38C31M7AXXXFS 数据表(HTML) 41 Page - Renesas Technology Corp |
|
41 / 224 page ![]() 38C3 Group User’s Manual HARDWARE 1-26 Fig. 21 Block diagram of timer A Fig. 22 Structure of timer A related registers FUNCTIONAL DESCRIPTION Timer A underflow interrupt request Timer A (high-order) (8) Timer A (low-order) (8) Timer A (high-order) latch (8) Timer A (low-order) latch (8) Timer A operating mode bits Timer A write control bit Data bus XIN 1/1 1/2 1/4 Timer A count source selection bits 1/8 Output selection bit P50 latch Timer A output active edge switch bit P50/TAOUT P50 direction register S “0” “1” Q Q D Compare register (high-order) (8) Compare register (low-order) (8) 1/2 1/4 Noise filter sampling clock selection bit INT0 0 µs External trigger delay time selection bits 4/f(XIN) Timer A output control bit 1 Timer A output control bit 2 “0” “1” “0” “1” “10” R Timer A start signal INT1 INT2 “00” “01” “10” “11” Internal trigger start “00”, “01”, “11” “10” Match “00”, “01”, “11” Timer A operating mode bits Timer A output active edge switch bit S “0” “1” Q Q T S Pulse output mode IGBT output mode PWM mode 8/f(XIN) 16/f(XIN) Note: The initial value of M version becomes “1” (output). (Note) Noise filter (4-time same levels judgement) b7 b0 Timer A control register (TACON : address 003116) Noise filter sampling clock selection bit 0 : f(XIN)/2 1 : f(XIN)/4 External trigger delay time selection bits 0 0 : No delay 0 1 : ( 4/f(XIN)) µs 1 0 : ( 8/f(XIN)) µs 1 1 : (16/f(XIN)) µs Timer A output control bit 1 (P56) 0 : Not used 1 : INT1 interrupt used Timer A output control bit 2 (P57) 0 : Not used 1 : INT2 interrupt used Not used (returns “0” when read) b7 b0 Timer A mode register (TAM : address 003016) Timer A operating mode bits 00 : Timer mode 01 : Pulse output mode 10 : IGBT output mode 11 : PWM mode Timer A write control bit 0 : Write data to both timer latch and timer 1 : Write data to timer latch only Timer A count source selection bits 0 0 : f(XIN) 0 1 : f(XIN)/2 1 0 : f(XIN)/4 1 1 : f(XIN)/8 Timer A output active edge switch bit 0 : Output starts with “L” level 1 : Output starts with “H” level Timer A count stop bit 0 : Count operating 1 : Count stop Timer A output selection bit (P50) 0 : I/O port 1 : Timer A output |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |