M38C31M7AXXXFS datasheet(80/224 Pages) RENESAS

80 / 224 page

38C3 Group User’s Manual

APPLICATION

2-15

2.2 Timer

Fig. 2.2.10 Structure of Timer A mode register

Fig. 2.2.11 Structure of Timer A control register

Timer A mode register

b7 b6 b5 b4 b3 b2 b1 b0

Timer A mode register

(TAM: address 3016)

Name

Functions

At reset R W

Timer A operating

mode bits

Timer A write control

bit

0 0: Timer mode

0 1: Pulse output mode

1 0: IGBT output mode

1 1: PWM mode

0 0: f(XIN)

0 1: f(XIN)/2

1 0: f(XIN)/4

1 1: f(XIN)/8

0: Write data to both timer

latch and timer

1: Write data to timer latch

Timer A count source

selection bits

Timer A output active

edge switch bit

Timer A count stop bit

0: Output starts with “L” level

1: Output starts with “H” level

0: Count operating

1: Count stop

Timer A output

selection bit (P50)

0: I/O port

1: Timer A output

b1b0

b4b3

Timer A control register

b7 b6 b5 b4 b3 b2 b1 b0

Timer A control register

(TACON: address 3116)

Name

Functions

At reset R W

Noise filter sampling

clock selection bit

External trigger delay

time selection bits

0: f(XIN)/2

1: f(XIN)/4

0: Not used

1: INT1 interrupt used

0 0: No delay

0 1: (4/f(XIN))

µs

1 0: (8/f(XIN))

µs

1 1: (16/f(XIN))

µs

Timer A output control

bit 1 (P56)

0: Not used

1: INT2 interrupt used

Timer A output control

bit 2 (P57)

b2b1

Nothing is arranged for these bits. These are write

disabled bits. When these bits are read out, the

contents are “0”.

M38C31M7AXXXFS 数据表(PDF) 80 Page - Renesas Technology Corp

M38C31M7AXXXFS 数据表(HTML) 80 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载