M38C31M7AXXXFS datasheet(45/224 Pages) RENESAS

45 / 224 page

38C3 Group User’s Manual

HARDWARE

1-30

A-D CONVERTER

The 38C3 group has a 10-bit A-D converter. The A-D converter per-

forms successive approximation conversion.

[A-D Conversion Register (AD)] 003316, 003416

One of these registers is a high-order register, and the other is a low-

order register. The high-order 8 bits of a conversion result is stored in

the A-D conversion register (high-order) (address 003416), and the

low-order 2 bits of the same result are stored in bit 7 and bit 6 of the

A-D conversion register (low-order) (address 003316).

During A-D conversion, do not read these registers.

[A-D Control Register (ADCON)] 003216

This register controls A-D converter. Bits 2 to 0 are analog input pin

selection bits. Bit 4 is an AD conversion completion bit and “0” during

A-D conversion. This bit is set to “1” upon completion of A-D conver-

sion.

A-D conversion is started by setting “0” in this bit.

[Comparison Voltage Generator]

The comparison voltage generator divides the voltage between AVSS

and VREF, and outputs the divided voltages.

[Channel Selector]

The channel selector selects one of the input ports P67/AN7–P60/

AN0 and inputs it to the comparator.

[Comparator and Control Circuit]

The comparator and control circuit compares an analog input volt-

age with the comparison voltage and stores the result in the A-D

conversion register. When an A-D conversion is completed, the con-

trol circuit sets the AD conversion completion bit and the AD conver-

sion interrupt request bit to “1.”

Fig. 28 Block diagram of A-D converter

Note that the comparator is constructed linked to a capacitor, so set

f(XIN) to at least 500 kHz during A-D conversion. Use a CPU system

clock dividing the main clock XIN as the internal system clock.

Fig. 27 Structure of A-D control register

FUNCTIONAL DESCRIPTION

AD conversion result stored bits

A-D conversion register (high-order)

(ADH: address 003416)

Analog input pin selection bits

000: P60/AN0

001: P61/AN1

010: P62/AN2

011: P63/AN3

100: P64/AN4

101: P65/AN5

110: P66/AN6

111: P67/AN7

A-D control register

(ADCON: address 003216)

AD conversion completion bit

0: Conversion in progress

1: Conversion completed

Not used (returns “0” when read)

AD conversion result stored bits

A-D conversion register (low-order)

(ADL: address 003316)

Not used (returns “0” when read)

Data bus

AVSS

A-D interrupt request

P60/AN0

P61/AN1

P62/AN2

P63/AN3

P64/AN4

P65/AN5

P66/AN6

P67/AN7

A-D control register

Comparator

A-D control circuit

A-D conversion register (H)

A-D conversion register (L)

(Address 0034 16)

(Address 0033 16)

Resistor ladder

VREF

M38C31M7AXXXFS 数据表(PDF) 45 Page - Renesas Technology Corp

M38C31M7AXXXFS 数据表(HTML) 45 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载