数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADATE305 数据表(PDF) 46 Page - Analog Devices

部件名 ADATE305
功能描述  250 MHz Dual Integrated DCL with Level Setting DACs, Per Pin PMU, and Per Chip VHH
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADATE305 数据表(HTML) 46 Page - Analog Devices

Back Button ADATE305 Datasheet HTML 42Page - Analog Devices ADATE305 Datasheet HTML 43Page - Analog Devices ADATE305 Datasheet HTML 44Page - Analog Devices ADATE305 Datasheet HTML 45Page - Analog Devices ADATE305 Datasheet HTML 46Page - Analog Devices ADATE305 Datasheet HTML 47Page - Analog Devices ADATE305 Datasheet HTML 48Page - Analog Devices ADATE305 Datasheet HTML 49Page - Analog Devices ADATE305 Datasheet HTML 50Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 56 page
background image
ADATE305
Rev. 0 | Page 46 of 56
RECOMMENDED PMU MODE SWITCHING
SEQUENCES
To minimize any possible aberrations and voltage spikes on the
DUT output, specific mode switching sequences are
recommended for the following transitions:
•
PMU disable to PMU enable.
•
PMU force voltage mode to PMU force current mode.
•
PMU force current mode to PMU force voltage mode.
PMU Disable to PMU Enable
Note that in Table 39 through Table 49, X indicates the don’t care bit.
Step 1. Table 39 lists the state of the registers in PMU disabled mode.
Table 39.
Register
Bits
Setting
PE/PMU Enable Register, ADDR[4:0] = 0x0C
DATA[2]
0
PMU State Register, ADDR[4:0] = 0x0E
DATA[9:8]
XX
DATA[7]
X
DATA[6]
X
DATA[5]
X
DATA[4]
X
DATA[3]
X
DATA[2:0]
XXX
Step 2. Write to Register ADDR[4:0] = 0x0E (see Table 40).
Table 40.
Register
Bits
Setting
Comments
PMU State Register, ADDR[4:0] = 0x0E
DATA[9:8]
1X or 00
Set desired input selection
DATA[7]
X
DATA[6]
X
DATA[5]
X
DATA[4]
X
DATA[3]
0
This bit must be set to force voltage mode to reduce
aberrations
DATA[2:0]
XXX
Set desired range
Step 3. Write to Register ADDR[4:0] = 0x0C (see Table 41).
Table 41.
Register
Bits
Setting
Comments
PE/PMU Enable Register, ADDR[4:0] = 0x0C
DATA[2]
1
PMU is now enabled in force voltage mode
PMU Force Voltage Mode to PMU Force Current Mode
Step 1. Table 42 lists the state of registers in force voltage mode.
Table 42.
Register
Bits
Setting
PE/PMU Enable Register, ADDR[4:0] = 0x0C
DATA[2]
1
PMU State Register, ADDR[4:0] = 0x0E
DATA[9:8]
XX
DATA[7]
X
DATA[6]
X
DATA[5]
X
DATA[4]
X
DATA[3]
0
DATA[2:0]
XXX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com