数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE5166 数据表(PDF) 102 Page - Analog Devices

部件名 ADE5166
功能描述  Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE5166 数据表(HTML) 102 Page - Analog Devices

Back Button ADE5166 Datasheet HTML 98Page - Analog Devices ADE5166 Datasheet HTML 99Page - Analog Devices ADE5166 Datasheet HTML 100Page - Analog Devices ADE5166 Datasheet HTML 101Page - Analog Devices ADE5166 Datasheet HTML 102Page - Analog Devices ADE5166 Datasheet HTML 103Page - Analog Devices ADE5166 Datasheet HTML 104Page - Analog Devices ADE5166 Datasheet HTML 105Page - Analog Devices ADE5166 Datasheet HTML 106Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 148 page
background image
ADE5166/ADE5169
Rev. 0 | Page 102 of 148
ECON—Flash Control SFR
Programming flash memory is done through the flash control
SFR (ECON, Address 0xB9). This SFR allows the user to read,
write, erase, or verify the 62 kB of flash memory. As a method
of security, a key must be written to the flash key SFR (FLSHKY,
Address 0xBA) to initiate any user access to the flash memory.
Upon completion of the flash memory operation, the FLSHKY
SFR is reset such that it must be written to before another flash
memory operation. Requiring the key to be set before an access
to the flash memory decreases the likelihood of user code or
data being overwritten by a runaway program.
The program counter, PC, is held on the instruction where the
ECON SFR is written to until the flash memory controller is
done performing the requested operation. Then the PC incre-
ments to continue with the next instruction. Any interrupt
requests that occur while the flash controller is performing an
operation are not handled until the flash operation is complete.
All peripherals, such as timers and counters, continue to operate
as configured throughout the flash memory access.
Table 104. Flash Control SFR (ECON, Address 0xB9)
Bit
Mnemonic
Default
Value
Description
[7:0]
ECON
0
1
Write byte. The value in EDATA is written to the flash memory, at the page address given by
EADRH (Address 0xC7) and EADRL (Address 0xC6). Note that the byte being addressed must
be pre-erased.
2
Erase page. A 512-byte page of flash memory address is erased. The page is selected by the
address in EADRH and EADRL. Any address in the page can be written to EADRH and EADRL to
select it for erasure.
3
Erase all. All 62 kB of the available flash memory are erased. Note that this command is used
during serial mode and parallel download mode but should not be executed by user code.
4
Read byte. The byte in the flash memory, addressed by EADRH and EADRL, is read into EDATA.
5
Reserved.
6
Reserved.
7
Reserved.
8
Protect code (see the Protecting the Flash Memory section).
Table 105. Flash Key SFR (FLSHKY, Address 0xBA)
Bit
Mnemonic
Default
Description
[7:0]
FLSHKY
0xFF
The content of this SFR is compared to the flash key, 0x3B. If the two values match, the next ECON
operation is allowed (see the Protecting the Flash Memory section).
Table 106. Flash Protection Key SFR (PROTKY, Address 0xBB)
Bit
Mnemonic
Default
Description
[7:0]
PROTKY
0xFF
The content of this SFR is compared to the flash memory location at Address 0xF7EA. If the two values
match, the update of the write/erase and read protection set up is allowed (see the Protecting the Flash
Memory section).
If the protection key in the flash is 0xFF, the PROTKY SFR value is not used for comparison.
The PROTKY SFR is also used to write the protection key in the flash. This is done by writing the desired
value in PROTKY and writing 0x08 in the ECON SFR. This operation can be done only once.
Table 107. Flash Data SFR (EDATA, Address 0xBC)
Bit
Mnemonic
Default
Description
[7:0]
EDATA
0
Flash pointer data.
Table 108. Flash Low Byte Address SFR (EADRL, Address 0xC6)
Bit
Mnemonic
Default
Description
[7:0]
EADRL
0
Flash pointer low byte address.
Table 109. Flash High Byte Address SFR (EADRH, Address 0xC7)
Bit
Mnemonic
Default
Description
[7:0]
EADRH
0
Flash pointer high byte address.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com