MPC5633MMLL80 datasheet(23/106 Pages) FREESCALE

23 / 106 page

MPC5634M Microcontroller Data Sheet, Rev. 8

Freescale Semiconductor

NOTE

The calibration EBI must be configured in multiplexed mode when the extended Nexus

trace is used on the VertiCal Calibration System. This is because Nexus signals and address

lines of the calibration bus share the same balls in the calibration package.

•

Memory controller with support for various memory types:

— Asynchronous/legacy flash and SRAM

— Most standard memories used with the MPC5xx or MPC55xx family

•

Bus monitor

— User selectable

— Programmable time-out period (with 8 external bus clock resolution)

•

Configurable wait states (via chip selects)

•

3 chip-select (Cal_CS[0], Cal_CS[2:3]) signals (Multiplexed with 2 most significant address signals)

•

2 write/byte enable (WE[0:1]/BE[0:1]) signals

•

Configurable bus speed modes

— system frequency

— 1/2 of system frequency

— 1/4 of system frequency

•

Optional automatic CLKOUT gating to save power and reduce EMI

•

Compatible with MPC5xx external bus (with some limitations)

•

Selectable drive strengths; 10 pF, 20 pF, 30 pF, 50 pF

2.3.7

SIU

The MPC5634M SIU controls MCU reset configuration, pad configuration, external interrupt, general purpose I/O (GPIO),

internal peripheral multiplexing, and the system reset operation. The reset configuration block contains the external pin boot

configuration logic. The pad configuration block controls the static electrical characteristics of I/O pins. The GPIO block

provides uniform and discrete input/output control of the I/O pins of the MCU. The reset controller performs reset monitoring

of internal and external reset sources, and drives the RSTOUT pin. Communication between the SIU and the e200z335 CPU

core is via the crossbar switch. The SIU provides the following features:

•

System configuration

— MCU reset configuration via external pins

— Pad configuration control for each pad

— Pad configuration control for virtual I/O via DSPI serialization

•

System reset monitoring and generation

— Power-on reset support

— Reset status register provides last reset source to software

— Glitch detection on reset input

— Software controlled reset assertion

•

External interrupt

— 11 interrupt requests

— Rising or falling edge event detection

— Programmable digital filter for glitch rejection

— Critical Interrupt request

— Non-Maskable Interrupt request

•GPIO

— GPIO function on 80 I/O pins

MPC5633MMLL80 数据表(PDF) 23 Page - Freescale Semiconductor, Inc

MPC5633MMLL80 数据表(HTML) 23 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载