MPC5633MMLL80 datasheet(30/106 Pages) FREESCALE

30 / 106 page

MPC5634M Microcontroller Data Sheet, Rev. 8

Freescale Semiconductor

— eTPU, eMIOS, new virtual GPIO registers as possible bit source

— Programmable inter-frame gap in continuous mode

— Bit source selection allows microsecond bus downlink with command or data frames up to 32 bits

— Microsecond bus dual receiver mode

•

Combined serial interface (CSI) configuration where the DSPI operates in both SPI and DSI configurations

interleaving DSI frames with SPI frames, giving priority to SPI frames

For queued operations, the SPI queues reside in system memory external to the DSPI. Data transfers between the memory and

the DSPI FIFOs are accomplished through the use of the eDMA controller or through host software.

The DSPI supports these SPI features:

•

Full-duplex, synchronous transfers

•

Selectable LVDS Pads working at 40 MHz for SOUT, SIN and SCK pins

•

Master and Slave Mode

•

Buffered transmit operation using the TX FIFO with parameterized depth of 1 to 16 entries

•

Buffered receive operation using the RX FIFO with parameterized depth of 1 to 16 entries

•

TX and RX FIFOs can be disabled individually for low-latency updates to SPI queues

•

Visibility into the TX and RX FIFOs for ease of debugging

•

FIFO Bypass Mode for low-latency updates to SPI queues

•

Programmable transfer attributes on a per-frame basis:

— Parameterized number of transfer attribute registers (from two to eight)

— Serial clock with programmable polarity and phase

— Various programmable delays:

– PCS to SCK delay

– SCK to PCS delay

– Delay between frames

— Programmable serial frame size of 4 to 16 bits, expandable with software control

— Continuously held chip select capability

•

6 Peripheral Chip Selects, expandable to 64 with external demultiplexer

•

Deglitching support for up to 32 Peripheral Chip Selects with external demultiplexer

•

DMA support for adding entries to TX FIFO and removing entries from RX FIFO:

— TX FIFO is not full (TFFF)

— RX FIFO is not empty (RFDF)

•

6 Interrupt conditions:

— End of queue reached (EOQF)

— TX FIFO is not full (TFFF)

— Transfer of current frame complete (TCF)

— Attempt to transmit with an empty Transmit FIFO (TFUF)

— RX FIFO is not empty (RFDF)

— FIFO Underrun (slave only and SPI mode, the slave is asked to transfer data when the TxFIFO is empty)

— FIFO Overrun (serial frame received while RX FIFO is full)

•

Modified transfer formats for communication with slower peripheral devices

•

Continuous Serial Communications Clock (SCK)

•

Power savings via support for Stop Mode

•

Enhanced DSI logic to implement a 32-bit Timed Serial Bus (TSB) configuration, supporting the Microsecond Bus

downstream frame format

The DSPIs also support these features unique to the DSI and CSI configurations:

MPC5633MMLL80 数据表(PDF) 30 Page - Freescale Semiconductor, Inc

MPC5633MMLL80 数据表(HTML) 30 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载