MPC5633MMLL80 datasheet(91/106 Pages) FREESCALE

91 / 106 page

MPC5634M Microcontroller Data Sheet, Rev. 8

Freescale Semiconductor

GAINVGA1

– Variable gain amplifier accuracy (gain=1)9

INL

8 MHz ADC

–4

Counts10

16 MHz ADC

–8

Counts

DNL

8 MHz ADC

–311

311

Counts

16 MHz ADC

–311

311

Counts

GAINVGA2

– Variable gain amplifier accuracy (gain=2)9

INL

8 MHz ADC

–5

Counts

16 MHz ADC

–8

Counts

DNL

8 MHz ADC

–3

Counts

16 MHz ADC

–3

Counts

GAINVGA4

– Variable gain amplifier accuracy (gain=4)9

INL

8 MHz ADC

–7

Counts

16 MHz ADC

–8

Counts

DNL

8 MHz ADC

–4

Counts

16 MHz ADC

–4

Counts

DIFFmax

C Maximum differential voltage

(DANx+ - DANx-) or (DANx- -

DANx+)

PREGAIN set

to 1X setting

–(VRH -

VRL)/2

DIFFmax2

PREGAIN set

to 2X setting

–(VRH -

VRL)/4

DIFFmax4

PREGAIN set

to 4X setting

–(VRH -

VRL)/8

DIFFcmv

C Differential input Common mode

voltage (DANx- + DANx+)/212

(VRH -

VRL)/2 -

(VRH -

VRL)/2 +

1 Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the

time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.

2 At V

RH – VRL = 5.12 V, one count = 1.25 mV. Without using pregain.

3 Below disruptive current conditions, the channel being stressed has conversion values of 0x3FF for analog inputs

greater then VRH and 0x0 for values less then VRL. Other channels are not affected by non-disruptive conditions.

4 Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within

the limit do not affect device reliability or cause permanent damage.

5 Input must be current limited to the value specified. To determine the value of the required current-limiting resistor,

calculate resistance values using VPOSCLAMP = VDDA + 0.5 V and VNEGCLAMP = – 0.3 V, then use the larger of the

calculated values.

6 Condition applies to two adjacent pins at injection limits.

7 Performance expected with production silicon.

8 All channels have same 10 k

 <Rs<100k; Channel under test has Rs=10 k; I

INJ=IINJMAX,IINJMIN

9 Variable gain is controlled by setting the PRE_GAIN bits in the ADC_ACR1-8 registers to select a gain factor of

1,

2, or 4. Settings are for differential input only. Tested at 1 gain. Values for other settings are guaranteed by as

indicated.

Table 26. eQADC conversion specifications (operating) (continued)

Symbol

Parameter

Value

Unit

min

max

MPC5633MMLL80 数据表(PDF) 91 Page - Freescale Semiconductor, Inc

MPC5633MMLL80 数据表(HTML) 91 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MPC5633MMLL80 数据表(PDF) 91 Page - Freescale Semiconductor, Inc

MPC5633MMLL80 数据表(HTML) 91 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载