数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8536EBVTATH 数据表(PDF) 35 Page - Freescale Semiconductor, Inc

部件名 MPC8536EBVTATH
功能描述  PowerQUICC??III Integrated Processor Hardware Specifications
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8536EBVTATH 数据表(HTML) 35 Page - Freescale Semiconductor, Inc

Back Button MPC8536EBVTATH Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC8536EBVTATH Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC8536EBVTATH Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC8536EBVTATH Datasheet HTML 34Page - Freescale Semiconductor, Inc MPC8536EBVTATH Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC8536EBVTATH Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC8536EBVTATH Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC8536EBVTATH Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC8536EBVTATH Datasheet HTML 39Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 128 page
background image
DDR2 and DDR3 SDRAM
MPC8536E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
35
2.6.2.2
DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications
Table 19 contains the output AC timing targets for the DDR2 and DDR3 SDRAM interface.
Table 19. DDR SDRAM Output AC Timing Specifications
At recommended operating conditions with GVDD of 1.8 V ± 5% for DDR2 or 1.5 V ± 5% for DDR3.
Parameter
Symbol 1
Min
Max
Unit
Notes
MCK[n] cycle time, MCK[n]/MCK[n] crossing
tMCK
3.0
5
ns
2
ADDR/CMD output setup with respect to MCK
tDDKHAS
ns
3
667 MHz
1.10
—
7
533 MHz
1.48
—
400 MHz
1.95
—
ADDR/CMD output hold with respect to MCK
tDDKHAX
ns
3
667 MHz
1.10
—
7
533 MHz
1.48
—
400 MHz
1.95
—
MCS[n] output setup with respect to MCK
tDDKHCS
ns
3
667 MHz
1.10
—
7
533 MHz
1.48
—
400 MHz
1.95
—
MCS[n] output hold with respect to MCK
tDDKHCX
ns
3
667 MHz
1.10
—
7
533 MHz
1.48
—
400 MHz
1.95
—
MCK to MDQS Skew
tDDKHMH
ns
4
<= 667 MHz
–0.6
0.6
7
MDQ/MECC/MDM output setup with respect to
MDQS
tDDKHDS,
tDDKLDS
ps
5
667 MHz
450
—
7
533 MHz
538
—
400 MHz
700
—
MDQ/MECC/MDM output hold with respect to
MDQS
tDDKHDX,
tDDKLDX
ps
5
667 MHz
450
—
7
533 MHz
538
—
400 MHz
700
—
MDQS preamble start
tDDKHMP
ns
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com