MPC8536EBVTATH datasheet(45/128 Pages) FREESCALE

45 / 128 page

Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management

MPC8536E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

Figure 16 shows the GMII transmit AC timing diagram.

Figure 16. GMII Transmit AC Timing Diagram

2.9.2.2.2

GMII Receive AC Timing Specifications

Table 29 provides the GMII receive AC timing specifications.

Figure 17 provides the AC test load for eTSEC.

Figure 17. eTSEC AC Test Load

Table 29. GMII Receive AC Timing Specifications

At recommended operating conditions with L/TVDD of 3.3 V ± 5%.

Parameter/Condition

Symbol 1

Min

Typ

Max

Unit

RX_CLK clock period

tGRX

—8.0

—

RX_CLK duty cycle

tGRXH/tGRX

—

RXD[7:0], RX_DV, RX_ER setup time to RX_CLK

tGRDVKH

2.0

—

RXD[7:0], RX_DV, RX_ER hold time to RX_CLK

tGRDXKH

0—

—

RX_CLK clock rise (20%-80%)

tGRXR

——

1.0

RX_CLK clock fall time (80%-20%)

tGRXF

——

1.0

Note:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state)

for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tGRDVKH symbolizes GMII

receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the tRX clock

reference (K) going to the high state (H) or setup time. Also, tGRDXKL symbolizes GMII receive timing (GR) with respect to the

time data input signals (D) went invalid (X) relative to the tGRX clock reference (K) going to the low (L) state or hold time. Note

that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular

functional. For example, the subscript of tGRX represents the GMII (G) receive (RX) clock. For rise and fall times, the latter

convention is used with the appropriate letter: R (rise) or F (fall).

GTX_CLK

TXD[7:0]

tGTKHDX

tGTX

tGTXH

tGTXR

tGTXF

tGTKHDV

TX_EN

TX_ER

Output

LVDD/2

RL = 50 Ω

Z0 = 50 Ω

MPC8536EBVTATH 数据表(PDF) 45 Page - Freescale Semiconductor, Inc

MPC8536EBVTATH 数据表(HTML) 45 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载