MPC8536EBVTATH datasheet(100/128 Pages) FREESCALE

100 / 128 page

MPC8536E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2

PCI Express

Freescale Semiconductor

100

2.21

PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus of the MPC8536E.

2.21.1

DC Requirements for PCI Express SD1_REF_CLK and

SD1_REF_CLK

For more information, see Section 2.20.2, “SerDes Reference Clocks.”

2.21.2

AC Requirements for PCI Express SerDes Clocks

Table 70 lists AC requirements.

2.21.3

Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million 15 (ppm) of each other at all

times. This is specified to allow bit rate clock sources with a +/– 300 ppm tolerance.

2.21.4

Physical Layer Specifications

The following is a summary of the specifications for the physical layer of PCI Express on this device. For further details as well

as the specifications of the transport and data link layer, please use the PCI Express Base Specification. REV. 1.0a document.

2.21.4.1

Differential Transmitter (TX) Output

Table 71 defines the specifications for the differential output at all transmitters (TXs). The parameters are specified at the

component pins.

Table 70. SD1_REF_CLK and SD1_REF_CLK AC Requirements

Symbol

Parameter Description

Min

Typical

Max

Units

Notes

tREF

REFCLK cycle time

—

tREFCJ REFCLK cycle-to-cycle jitter. Difference in the period of any two

adjacent REFCLK cycles

——

100

—

tREFPJ Phase jitter. Deviation in edge location with respect to mean edge

location

–50

—

1,2,3

Notes:

1. Tj at BER of 10E-6 86 ps Max.

2. Total peak-to-peak deterministic jitter “Dj” should be less than or equal to 42 ps.

3. Limits from “PCI Express CEM Rev 2.0” and measured per “PCI Express Rj, D, and Bit Error Rates”.

Table 71. Differential Transmitter (TX) Output Specifications

Symbol

Parameter

Min

Nom

Max

Units

Comments

Unit Interval

399.88

400

400.12

Each UI is 400 ps ± 300 ppm. UI does not account for

Spread Spectrum Clock dictated variations. See Note

VTX-DIFFp-p

Differential

Peak-to-Peak

Output Voltage

0.8

—

1.2

VTX-DIFFp-p = 2*|VTX-D+ – VTX-D-| See Note 2.

MPC8536EBVTATH 数据表(PDF) 100 Page - Freescale Semiconductor, Inc

MPC8536EBVTATH 数据表(HTML) 100 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载