| 数据搜索系统,热门电子元器件搜索 |
|
MPC8536EBVTATH 数据表(PDF) 59 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8536EBVTATH 数据表(HTML) 59 Page - Freescale Semiconductor, Inc |
|
59 / 128 page ![]() Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management MPC8536E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2 Freescale Semiconductor 59 2.9.3.4.2 SGMII Receive AC Timing Specifications Table 42 provides the SGMII receive AC timing specifications. Source synchronous clocking is not supported. Clock is recovered from the data. Figure 31 shows the SGMII Receiver Input Compliance Mask eye diagram. Figure 31. SGMII Receiver Input Compliance Mask Table 42. SGMII Receive AC Timing Specifications At recommended operating conditions with X2VDD = 1.0V ± 5%. Parameter Symbol Min Typ Max Unit Notes Deterministic Jitter Tolerance JD 0.37 — — UI p-p 1 Combined Deterministic and Random Jitter Tolerance JDR 0.55 — — UI p-p 1 Sinusoidal Jitter Tolerance JSIN 0.1 — — UI p-p 1 Total Jitter Tolerance JT 0.65 — — UI p-p 1 Bit Error Ratio BER — — 10-12 — Unit Interval UI 799.92 800 800.08 ps 2 AC Coupling Capacitor CTX 5 — 200 nF 3 Notes: 1. Measured at receiver. 2. Each UI is 800 ps ± 100 ppm. 3. The external AC coupling capacitor is required. It is recommended to be placed near the device transmitter outputs. Time (UI) 0 0.275 0.4 0.6 0.725 − VRX_DIFFp-p-min/2 VRX_DIFFp-p-min/2 − VRX_DIFFp-p-max/2 VRX_DIFFp-p-max/2 0 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |